

Schematics **Page** **Index** (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	1.0	06'07'12
02	Block Diagram	1.0	06'07'12
03	Yonah(HOST BUS) 1/2	1.0	06'07'12
04	Yonah(HOST BUS) 2/3	1.0	06'07'12
05	Yonah(Power/Gnd) 3/3	1.0	06'07'12
06	CALISTOGA (HOST) 1/7	1.0	06'07'12
07	CALISTOG (DMI) 2/7	1.0	06'07'12
08	CALIST (GRAPHIC) 3/7	1.0	06'07'12
09	CALISTOGA (DDRII) 4/7	1.0	06'07'12
10	CALIST (POWER,VCC) 5/7	1.0	06'07'12
11	CALIST (VCC CORE) 6/7	1.0	06'07'12
12	CALIST (VSS) 7/7	1.0	06'07'12
13	DDRII(SO-DIMM_0) 1/3	1.0	06'07'12
14	DDRII(SO-DIMM_1) 2/3	1.0	06'07'12
15	DDRII(Termination) 3/3	1.0	06'07'12
16	VGA(PCI-E/STRAP) 1/8	1.0	06'07'12
17	VGA(PCI-E/STRAP) 2/8	1.0	06'07'12
18	VGA(GDDR) 3/8	1.0	06'07'12
19	VGA(POWER) 4/8	1.0	06'07'12
20	VGA(POWER) 5/8	1.0	06'07'12
21	VGA(POWER) 6/8	1.0	06'07'12
22	VGA(MULTIUSE) 7/8	1.0	06'07'12
23	VGA(LVDS/VDAC) 8/8	1.0	06'07'12
24	VRAM(GDDR) 1/5	1.0	06'07'12
25	VRAM(GDDR) 2/5	1.0	06'07'12
26	VRAM(POWERBYPASS) 3/4	1.0	06'07'12
27	VRAM(POWERBYPASS) 4/4	1.0	06'07'12
28	LVDS	1.0	06'07'12
29	CRT	1.0	06'07'12
30	S-VIDEO/Semi-PnP	1.0	06'07'12
31	ICH7-M(PCI/USB) 1/5	1.0	06'07'12
32	ICH7-M(LPC,IDE,SATA)2/5	1.0	06'07'12
33	ICH7-M(GPIO) 3/5	1.0	06'07'12
34	ICH7-M(POWER) 4/5	1.0	06'07'12
35	ICH7-M(GND) 5/5	1.0	06'07'12


P. Leader	Check by	Design by

Project Code & Schematics Subject:	MS13 Main Board
---	------------------------

PCB P/N:	1P-0067100-8M11(FUBAI)
	1P-0067200-8M11(NAN YA)
	1P-0067500-8M11(HANSTAR)

FOXCONN		HON HAI Precision Ind. Co., Ltd. CCPBG - R&D Division	
Title Index Page			
Size A3	Document Number MS13-1-01 (MBX-149)		Rev 1.0
Date:	Wednesday, August 30, 2006		Sheet 1 of 67

MBX-149(CALISTOGA PM/GM+Gfx Block Diagram)




BOM configuration

	Symbol ahead of value for NC components
BOTH	NC_
945PM + NV72M/73M	CA_
945GM/GML	NV_
945PM+G72M or GM/GML	NV73_
945PM+G73M_A2 /G73M_B01 or GM/GML	NV72_

	Symbol ahead of value for NC components
G72M/G73M/GML	GM_
G72M/G73M/GM	GML_
Hynix 8Mx32	NVS_
G72M and Hynix 8Mx32	NV73S_

MS13 DVT Modify


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title Block Diagram		CCPBG - R&D Division	
Size Custom	Document Number MS13-1-01 (MBX-149)	Rev 1.0	
Date:	Wednesday, August 30, 2006	Sheet 2	of 67



Layout note:
no stub on
H_STPCLK#




A#[32-39], APM#[0-1]:
Leave escape routing
on for future
functionality

ICH7M's GPIO12: VIL----> -0.5V ~ -0.8V
VIH----> 2.0V ~ 3.3+0.5V
YONAH's PROCHOT#: VIL----> -0.1V ~ -0.3*VCCP
VIH----> 0.7*VCCP ~ VCCP+0.1




PM_THRMTRIP#
should connect to
ICH7-M and GMCH
without T-ing (No
stub)


MS13 DVT Modify



When use U110, R15 and C3
need change to NC.






10uF *32 instead of 22uF*20 for 22uF 6.3V_0805 shortage




CPU_VCCA---->120mA
CPU_VCCP----->2.5A
CPU_VCC----->44A

MS13 DVT Modify



LAYOUT NOTE:
Place 0.01uF
near PIN B26







Same Length

Layout Note: Route
VCCSENSE traces at 27.4
Ohms with 50 mil spacing.
Place PU and PD within 1
inch of cpu.


width=18 mil
spacing=7 mil


20 mil









HOST











7 MCH_CFG_5 30MIL TP554

MCH_CFG_5
Low = DMIX2
High = DMIX4

MCH_CFG_18
(VCC_CORE Select)
Low = 1.05V(default)
High = 1.5V

7 MCH_CFG_18 30MIL TP555

7 MCH_CFG_6 30MIL TP556

MCH_CFG_6
Low = Moby Dick
High = Calistoga
DDR2 select (default high)

MCH_CFG_19
(DMI LANE REVERSAL)
Low = Normal(default)
High = LANES REVERSED

7 MCH_CFG_19 30MIL TP558

7 MCH_CFG_7 30MIL TP557

MCH_CFG_7
(CPU Strap)
Low = RSVD
High = Mobile Yonah processor

MCH_CFG_20
(PCIe Backward Interpoerability mode)
Low = Only SDVO or PCIE x1 is operational (defaults)
High = SDVO and PCIE x1 are operating simultaneously via the PEG port

7 MCH_CFG_20 30MIL TP561

7 MCH_CFG_9 30MIL TP559

MCH_CFG_9
(PCIe Graphics Lane)
Low = Reverse Lane
High = Normal operation

For layout convenience

7 MCH_CFG_10 30MIL TP560

MCH_CFG_10
(HOST PLL VCC SELECT)
Low = RESERVED
High = MOBILITY

Layout Noe:
Location of all MCH_CFG strap resistors needs to be close to trace to minimize stub

7 MCH_CFG_11 30MIL TP562

MCH_CFG_11
(PSB 4x CLK ENABLE)
Low = Calistoga
High = Reserved

R162
NC_2.2K_Ω
0402

7 MCH_CFG_12 30MIL TP562

7 MCH_CFG_13 30MIL TP563

MCH_CFG [13:12]
(XOR/ALLZ)
00=Partial Clock Gating Disable
01=XOR Mode Enable
10=All-Z Mode Enable
11=Normal Operation(Default)

7 MCH_CFG_16 30MIL TP563

MCH_CFG_16
(FSB Dynamic ODT)
Low = Dynamic ODT Disabled
High = Dynamic ODT Enable

U4I
AC41 VSS_0
AA41 VSS_1
WA1 VSS_2
TA1 VSS_3
PA1 VSS_4
MA1 VSS_5
JA1 VSS_6
FA1 VSS_7
AV40 VSS_8
AP40 VSS_9
AN40 VSS_10
AK40 VSS_11
AH40 VSS_12
AG40 VSS_13
AF40 VSS_14
AE40 VSS_15
AD40 VSS_16
AC40 VSS_17
AB40 VSS_18
AA40 VSS_19
WA39 VSS_20
TA39 VSS_21
PA39 VSS_22
MA39 VSS_23
JA39 VSS_24
FA39 VSS_25
Y39 VSS_26
W39 VSS_27
V39 VSS_28
T39 VSS_29
R39 VSS_30
P39 VSS_31
N39 VSS_32
M39 VSS_33
L39 VSS_34
J39 VSS_35
H39 VSS_36
G39 VSS_37
F39 VSS_38
D39 VSS_39
C39 VSS_40
AT38 VSS_41
AM38 VSS_42
AH38 VSS_43
AG38 VSS_44
AF38 VSS_45
AE38 VSS_46
AD38 VSS_47
AK37 VSS_48
AH37 VSS_49
AB37 VSS_50
Y37 VSS_51
W37 VSS_52
V37 VSS_53
T37 VSS_54
R37 VSS_55
P37 VSS_56
N37 VSS_57
M37 VSS_58
L37 VSS_59
J37 VSS_60
H37 VSS_61
G37 VSS_62
F37 VSS_63
D37 VSS_64
C37 VSS_65
AY36 VSS_66
AW36 VSS_67
AN36 VSS_68
AH36 VSS_69
AG36 VSS_70
AF36 VSS_71
AD36 VSS_72
AC36 VSS_73
C36 VSS_74
B36 VSS_75
BA35 VSS_76
AV35 VSS_77
AR35 VSS_78
AQ35 VSS_79
AB35 VSS_80
AA35 VSS_81
Y35 VSS_82
W35 VSS_83
V35 VSS_84
T35 VSS_85
R35 VSS_86
P35 VSS_87
N35 VSS_88
M35 VSS_89
L35 VSS_90
J35 VSS_91
H35 VSS_92
G35 VSS_93
F35 VSS_94
D35 VSS_95
C35 VSS_96
AN34

VSS

VSS_97 AK34
VSS_98 AG34
VSS_99 AF34
VSS_100 AE34
VSS_101 AC34
VSS_102 AW33
VSS_103 AV33
VSS_104 AR33
VSS_105 AE33
VSS_106 AC33
VSS_107 AB33
VSS_108 Y33
VSS_109 V33
VSS_110 T33
VSS_111 R33
VSS_112 M33
VSS_113 H33
VSS_114 B33
VSS_115 D33
VSS_116 RA21
VSS_117 F33
VSS_118 AH32
VSS_119 AG32
VSS_120 AF32
VSS_121 AC32
VSS_122 AB32
VSS_123 Y32
VSS_124 V32
VSS_125 T32
VSS_126 W32
VSS_127 AV21
VSS_128 AN21
VSS_129 AG21
VSS_130 AF21
VSS_131 AB21
VSS_132 Y31
VSS_133 AB30
VSS_134 AT29
VSS_135 AN29
VSS_136 AB29
VSS_137 T29
VSS_138 N29
VSS_139 K29
VSS_140 G29
VSS_141 E29
VSS_142 C29
VSS_143 B29
VSS_144 A29
VSS_145 BA28
VSS_146 AM28
VSS_147 AL28
VSS_148 AP28
VSS_149 AM28
VSS_150 AD28
VSS_151 AC28
VSS_152 W28
VSS_153 J28
VSS_154 E28
VSS_155 AP27
VSS_156 AM27
VSS_157 AK27
VSS_158 J27
VSS_159 G27
VSS_160 F27
VSS_161 C27
VSS_162 BA14
VSS_163 B27
VSS_164 AN26
VSS_165 M26
VSS_166 K26
VSS_167 F26
VSS_168 D26
VSS_169 AK25
VSS_170 P25
VSS_171 K25
VSS_172 H25
VSS_173 AR13
VSS_174 D25
VSS_175 A25
VSS_176 BA24
VSS_177 AU24
VSS_178 AL24
VSS_179 AW23



U4J
AT23 VSS_180
AN23 VSS_181
AM23 VSS_182
AH23 VSS_183
AC23 VSS_184
W23 VSS_185
K23 VSS_186
J23 VSS_187
F23 VSS_188
C23 VSS_189
AA22 VSS_190
Y22 VSS_191
G22 VSS_192
E22 VSS_193
D22 VSS_194
A22 VSS_195
H33 VSS_196
G33 VSS_197
AV21 VSS_198
AR21 VSS_199
AN21 VSS_200
AL21 VSS_201
AB21 VSS_202
Y21 VSS_203
P21 VSS_204
K21 VSS_205
J21 VSS_206
H21 VSS_207
C21 VSS_208
AW20 VSS_209
AR20 VSS_210
AM20 VSS_211
AA20 VSS_212
K20 VSS_213
B20 VSS_214
A20 VSS_215
AN19 VSS_216
AC19 VSS_217
W19 VSS_218
K19 VSS_219
G19 VSS_220
C19 VSS_221
AH18 VSS_222
K29 VSS_223
H18 VSS_224
D18 VSS_225
A18 VSS_226
AY17 VSS_227
AR17 VSS_228
AP17 VSS_229
AM17 VSS_230
AK17 VSS_231
AP28 VSS_232
AN16 VSS_233
AL16 VSS_234
J16 VSS_235
U16 VSS_236
R4 VSS_237
AN15 VSS_238
AM15 VSS_239
AK15 VSS_240
N15 VSS_241
M15 VSS_242
L15 VSS_243
A15 VSS_244
VSS_245 BA14
VSS_246 AG3
VSS_247 AT14
VSS_248 M26
VSS_249 AD14
VSS_250 AA3
VSS_251 U14
VSS_252 K14
VSS_253 H14
VSS_254 E14
VSS_255 AV13
VSS_256 AR13
VSS_257 AM13
VSS_258 AL13
VSS_259 AU24
VSS_260 AG13
VSS_261 P13
VSS_262 F13
VSS_263 D13
VSS_264 B13
VSS_265 AY12
VSS_266 AC12
VSS_267 K12
VSS_268 H12
VSS_269 E12
VSS_270 AD11
VSS_271 AA11
VSS_272 Y11

VSS

VSS_273 J11
VSS_274 D11
VSS_275 B11
VSS_276 AV10
VSS_277 AP10
VSS_278 AL10
VSS_279 AJ10
VSS_280 AG10
VSS_281 AC10
VSS_282 W10
VSS_283 U10
VSS_284 BA9
VSS_285 AW9
VSS_286 AR9
VSS_287 AH9
VSS_288 AB9
VSS_289 Y9
VSS_290 G9
VSS_291 E9
VSS_292 A9
VSS_293 AG8
VSS_294 AD8
VSS_295 UA8
VSS_296 UR8
VSS_297 K8
VSS_298 C8
VSS_299 BA7
VSS_300 AV7
VSS_301 AP7
VSS_302 AL7
VSS_303 AJ7
VSS_304 AH7
VSS_305 AF7
VSS_306 AC7
VSS_307 R7
VSS_308 G7
VSS_309 D7
VSS_310 AG6
VSS_311 AD6
VSS_312 UA6
VSS_313 AB6
VSS_314 Y6
VSS_315 U6
VSS_316 N6
VSS_317 K6
VSS_318 B6
VSS_319 AV5
VSS_320 AE5
VSS_321 AF5
VSS_322 AY4
VSS_323 AR4
VSS_324 AP4
VSS_325 AL4
VSS_326 AJ4
VSS_327 Y4
VSS_328 UA4
VSS_329 R4
VSS_330 J4
VSS_331 F4
VSS_332 C4
VSS_333 AY3
VSS_334 AW3
VSS_335 AV3
VSS_336 AL3
VSS_337 AH3
VSS_338 AG3
VSS_339 AF3
VSS_340 AD3
VSS_341 AC3
VSS_342 G3
VSS_343 AT2
VSS_344 AR2
VSS_345 AP2
VSS_346 AK2
VSS_347 AJ2
VSS_348 AD2
VSS_349 Y2
VSS_350 U2
VSS_351 T2
VSS_352 N2
VSS_353 H2
VSS_354 F2
VSS_355 C2
VSS_356 AL1

CALISTOGA

CALISTOGA







PC4800 DDR2 SDRAM
SO-DIMM (200P)





DIMM_0

SMBus Address: A0(W)/A1(R)


Place DIMM_0 near GMCH





1.8V per DIMM=3.08A

PC4800 DDR2 SDRAM
SO-DIMM (200P)

Place these Caps near So-Dimm1.



Place these Caps near So-Dimm1.



DIMM_1

SMBus Address: A4(W)/A5(R)

DIMM_1 is placed farther from the GMCH than DIMM_0

59,62

+0_9VSUS

59,62



+0_9VSUS

Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VSUS








Layout note: Place 1 cap close to every 1 R-pack terminated to +0_9VSUS


9,13 M_A_A[0..13]


9,14 M_B_A[0..13]


9,14 M_B_RAS#
9,14 M_B_BS19,14 M_B_BS0
9,14 M_B_WE#
9,14 M_B_CAS#


7,14 M_ODT2

9,13 M_A_RAS#
9,13 M_A_BS17,13 M_ODT0
9,13 M_A_BS29,13 M_A_BS0
9,13 M_A_WE#
9,13 M_A_CAS#
















HDPC ROM











29 NV_DACARED ← NV_DACARED AH11 DA
29 NV_DACAGREEN ← NV_DACAGREEN AH12 DA
29 NV_DACABLUE ← NV_DACABLUE AH12 DA
70mA
29 NV_DACAHSYNC ← NV_DACAHSYNC AF10 DA
29 NV_DACAHSYNC ← NV_DACAHSYNC AK10 DA





Place close to chipset



DACA	VGA-CRT			I2CA
DACA-RED	R			
DACA-GREEN	G			
DACA-BLUE	B			
DACA-HSYNC	HSYNC			
DACA-VSYNC	VSYNC			
	VGA-DDBCLK			SCL
	VGA-DDBDATA			SDA
DACB	S-VIDEO	COMPOSITE	D-CONNECTOR	I2CB
DACB-RED	C		PR	
DACB-GREEN	Y		Y	
DACB-BLUE		COMPOSITEB		
			LINE1	
			LINE2	SCL
			LINE3	SDA
DACC	DVI-I			I2CB
DACC-RED	R			
DACC-GREEN	G			
DACC-BLUE	B			
DACC-HSYNC	HSYNC			
DACC-VSYNC	VSYNC			
	DVI-DDBCLK			SCL
	DVI-DDBDATA			SDA







If use G72M, please unstuff U13, U14 and their related circuit

Decoupling for right MEMORY

Place around the MEM




Place under the MEM




Decoupling for left MEMORY

Place around the MEM




Place under the MEM




Decoupling for right MEMORY

Place around the MEM




Place under the MEM




NO USE

Decoupling for left MEMORY

Place around the MEM




Place under the MEM




LVDS



Group1,Group1 should be close




LVDS CONNECTOR



INVERTER CONNECTOR



PANEL ID



Type	WXGA	WXGA-HC	WSXGA+
Size	15.4" wide	15.4" wide	15.4" wide
Vendor	Hitachi	Hitachi	Hitachi
Device Name	TX39D81VC1AAA	TX39D80VC1GAA	TX39D90VC1GAA
Panel ID Check[3..0]	1000	1000	1100

FOXCONN

HON HAI Precision Ind. Co., Ltd.
CCPBG - R&D Division

Title

LVDS

Size

A3

Document Number

MS13-1-01 (MBX-149)

Rev

1.0

Date:

Wednesday, August 30, 2006

Sheet




28

of


67

DISCHARGE
The R461 will consume about 0.054 Watt (3.3x3.3/200 = 0.054W). We changed resistor to 0603 size (1/8 Watt)

30,34,36,37,38,39,41,42,43,44,46,60,61





S-VIDEO ANALOG SWITCH




S-VIDEO


These compoent close to S-Video connector within 700 mil




Semi-PnP





	GNT5#	GNT4#
LPC(Default)	H1	H1
PCI	H1	LOW






Place within 500 mils of ICH and don't routing next to high speed signals






















MS13 DVT Modify



BOM Notice: BT_

W/ BT SKU	Q93, LEDE9, R1377, U79, C1124, C1125, C1126, C1128, U80, R1068, R1028, R1029, R1030, CN36	stuff
W/O BT SKU	Q93, LEDE9, R1377, U79, C1124, C1125, C1126, C1128, U80, R1068, R1028, R1029, R1030, CN36	no stuff


FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title FAN/Bluetooth		CCPBG - R&D Division	
Size A3	Document Number MS13-1-01 (MBX-149)	Rev 1.0	
Date: Wednesday, August 30, 2006	Sheet 41	of 67	



Oide

W/ Oide SKU	R782,R787,L67,C1086,C1087,C848,CN21	stuff
W/O Oide SKU	R782,R787,L67,C1086,C1087,C848,CN21	no stuff

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
		CCPBG - R&D Division	
Title EXPRESS/CAM/OIDE			
Size A3	Document Number MS13-1-01 (MBX-149)		Rev 1.0
Date:	Wednesday, August 30, 2006	Sheet	42 of 67





SE0J101-3B_100uF change
to ECGUD0J101ER_100uF


Max 1.5A

MS13 DVT Modify

PBSS2515F.115 change to PBSS2515E.115

INTERNAL SPEAKER





This array must be placed close to VDPLL(Pin U19)
They must be tied to a low-impedance GND.

This array must be placed close to AVDD(Pin P13,P14,U15)
They must be tied to a low-impedance GND.

This capacitor should be placed between Pin P15 and Pin R17 .


This capacitor must be placed to IC pin


VSSPLL must be tied to a low-impedance GND.

iLink CONN.

Place near PCI7412.

Resistors should be placed on the SCL and SDA terminals








These capacitors should be closed to socket pin

MS DUO CONN.

MDC CONN.

PCMCIA CONN.





BOM notice:

	R1194	R1195
BT + OIDE SKU	30 ohm	30 ohm
BT SKU	0 ohm	0 ohm
OIDE SKU	0 ohm	0 ohm

BOM notice:

	R1243	R1244	R1247	R1248	R1459	R1460
BT + OIDE SKU	NC	NC	NC	NC	NC	NC
BT SKU	0 ohm	0 ohm	0 ohm	0 ohm	NC	NC
OIDE SKU	0 ohm	0 ohm	NC	NC	0 ohm	0 ohm

Layout note:

Place R1243 ,R1244 under U88 Pin1,Pin2
Place R1459,R1460 under U88 Pin 11,Pin 12
Place R1247,R1248 under U88 Pin 15,Pin 16

BOM notice:


	R1196	R1197	R1198	R1199
BT + OIDE SKU	30 ohm	30 ohm	30 ohm	30 ohm
BT SKU	0 ohm	0 ohm	0 ohm	0 ohm
OIDE SKU	0 ohm	0 ohm	0 ohm	0 ohm









Impedance Matching
Place close to chip

Follow MS20:


Add R1461 0 ohm to GND when EEPROM not in use
to make sure GANGED# is not left floating


When EEPROM is used,R1461 is NC







RED= S3 HOT
BLUE= S3 COLD










Control ACIN OCP protect

LMC7225IM5X change to NCS2202SN1T1G

5/16 Change +5VRUN to +5VSUS



6/23 For EMI request-Jacky Su


Notice:
NV_VDD Output capacitor
EEFUD0D471LG (ESR=9mohm, H=2.8mm, Arms=3.4A)
2R5TPE470M9 (ESR=9mohm, H=1.8mm, Arms=3.9A)


NV_VDD Bottom side MOSFET
IRF7832*1 pcs (4 mohm/pcs)
or
IRF8113*2 pcs (5.6 mohm/pcs)


G72& G73_B01: PR217=2K, PR224=15K setting to 1.13V
G73M_A02: PR414=3.3K, PR415=100K setting to 1.033V

MS13 DVT Modify

NV_VDD=Vfb * (1+R1/R2)
Vfb=1V
R1=PR217 or PR414
R2=PR224 or PR415







HISTORY

(2006/08/16 Initail REV 1.0)

P.02 Because MS13 only use G73B01 version, since we delete head value of NV7273B01_ and NV73A02_.

P.63 Change head value as below: PR217(NV7273B01_2K_F-->NV_2K_F) PR224(NV7273B01_15K_F-->NV_15K_F) PR414(NV73A02_3_3K_F-->NC_3_3K_F) PR415(NV73A02_100K_F-->NC_100K_F)

P.45 Change C909,C920 from 220P_50V_J_N to 100P_50V_K_N. The change will make Frequency Response pass VISTA requirement.

P.43 Change U39 from CXD9872KXXNBEB2XR to CXD9872AKDNBEC3XR(4th+).

P.56 Change PR377 from 1K_F to 15K_F to avoid resistor damage when OVP occur.

P.60 Add PQ106, PR420 to prevent glitch occur on the IMVP_OK signal.

P.41 Change fan control circuit as same as MS20.

P.03 Reserve U110, R1467, C1324 for RTC stop issue.

P.37 Add Q110 for RTC stop issue.

P.37 Reserve D74 for RTC stop issue.

P.44 Change C910, C911 from 0.033uF to 0.015uF and modify the size from 1206 to 0402 for co-layout. And we also add C1326, C1327 to keep 1206 size.

P.47 Change R1330, R1339 from 10K to 9.1K and Change C1238, C1242 from 270pf to 150pf then the phone out D/A will pass.

P.37 Add Q109, Q110 to prevent ACIN, BATT_PR# and ENCHG# is faster than ECVCC.

(2006/08/18)

P.33 Change R633 from 100_J to 1K_J and add D75 for PM_RSMRST# falling timing fail issue.

P.56 Change PR369 from NC_0_J to 15K_J to make BATT_PR# signal high level from 5V to 3.3V.

P.10 Correct +1_5VRUN maximum current description from 1885mA to 1900mA.

P.11 Correct +1_05VSUS maximum current description from 4.6A to 3.5A.

P.11 Correct +1_8VSUS maximum current description from 3.1A to 3.2A.

(2006/08/22)

P.33 Correct D75 from NC_CA_SCS500V-40-LF to SCS500V-40-LF.

P.41 Correct C1308 from NC_0.01U_25V_K_B to 0.047U_16V_M.

(2006/08/23)

P.45 Change C909,C920 from 100pF to 33pF and change C1207, C1208 from 220pF to 3300pF.
The Magnitude Response of Microphone(A-D) will be pass.

P.37 Correct D74 from NC_CA_SCS500V-40-LF to NC_SCS500V-40-LF.

(2006/08/24)

P.43 Change U39 from CXD9872AKDNBEC3XR(4th+ with dolby) to CXD9872AKXNBEC3XR(4th+ without dolby).

P.05 Change Cap1 from 330U_2V_T to NC_330U_2V_T.

P.11 Change Cap9 from 330U_2V_T to NC_330U_2V_T.

(2006/08/28)

P.36 Add VR1 for PACDN042Y3R shortage issue.

(2006/08/29)

P.37 For system ID change, since change R724 from 100K_J to NC_100K_J and change R725 from NC_100K_J to 100K_J.

(2006/08/30)

P.36 Change VR1 from NC_MS06A05T1V1_VR to MLVS0603M04_VR. And change D72 from PACDN042Y3R to NC_PACDN042Y3R.

P.37 Add R1470 for MS13 DVT combine list.

