

8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

EVEREST-M

WS BULID

2010.01.04

INVENTEC			
TITLE EVEREST-M COVER PAGE			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu


DATE Tue Jan 04 11:08:28 2011


SHEET 1

of 97

TABLE OF CONTENTS

PAGE		PAGE		PAGE	
1.	COVER PAGE	28.	PCH 1	55.	MINI1 WLAN/Debug Card
2.	INDEX	29.	PCH 2	56.	MINI2 3G
3.	BLOCK DIAGRAM	30.	PCH 3	57.	HALL SENSOR
4.	SMB DIAGRAM	31.	PCH 4 AXG	58.	LED
5.	POWER SEQUENCE BLOCK	32.	PCH 5 USB	59.	CLOCK GENERATOR
6.	POWER FLOW	33.	PCH 6 MISC	60.	XDP
7.	PCB SCREW	34.	PCH 7 POWER	61.	ME JTAG
8.	POWER CHARGER	35.	PCH 8 POWER	62.	PICK BUTTON BOARD
9.	POWER BATTERY	36.	PCH 9 GND	63.	TOUCH PAD SW BOARD
10.	POWER +3A/+5A	37.	EC	64.	POWER BUTTON BOARD
11.	POWER +V1.5/+V0.75S	38.	FAN & THERMAL	65.	CARDREADER & USB BOARD
12.	POWER VCCP/+V1.05 LAN_M	39.	LAN	66.	EMI
13.	POWER +V0.85S/+V1.8S	40.	RJ45 & TRANSFORMER	67.	GPU SW/POWER
14.	POWER VCORE	41.	AUDIO CODEC	68.	GPU-1
15.	POWER VCORE	42.	AUDIO AMP	69.	GPU-2
16.	POWER GPU NVVDD	43.	TPM	70.	GPU-3
17.	POWER +V3S/+V5S/+V1.5S	44.	LCM CONN	71.	GPU-4
18.	POWER SEQ	45.	CRT CONN	72.	GPU-5
19.	POWER SEQ	46.	HDMI CONN	73.	VRAM
20.	CPU 1	47.	DP CONN	74.	VRAM
21.	CPU 2	48.	eDP CONN	75.	VRAM
22.	CPU 3 DRAM	49.	DB CONN USB & CARDREADER	76.	VRAM
23.	CPU 4 POWER	50.	SATA HDD/SSD & ODD CONN		
24.	CPU 5 POWER	51.	E-SATA CONN		
25.	CPU 6 GND	52.	USB CONN		
26.	DDR3 DIMM0	53.	K/B & TP/B CONN		
27.	DDR3 DIMM1	54.	BLUETOOTH CONN		






INVENTEC


TITLE EVEREST-M
SMB DIAGRAM

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Mon Dec 27 16:50:16 2010 SHEET 4 of 97



EVEREST PWROWSEQUENCE




INVENTEC


EVEREST-M
POWER FLOW


SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE	by	Frank Hu	DATE	Mon Dec 27 16:50:39	2010	SHEET	6	of	9
--------	----	----------	------	---------------------	------	-------	---	----	---



INVENTEC			
TITLE EVEREST-M PCB SCREW			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01







INVENTEC			
TITLE EVEREST-M POWER BATTERY			
SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Mon Jan 03 10:53:36 2011


SHEET 9 of 97








INVENTEC			
TITLE EVEREST-M POWER +V1.5/+V0.75S			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Mon Jan 03 17:25:55 2011 SHEET 11 of 97










INVENTEC

TITLE EVEREST-M
POWER VCORE

SIZE	CODE	DOC. NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Mon Jan 03 17:29:38 2011 SHEET 15 of 97



8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A




INVENTEC

TITLE EVEREST-M
POWER +V3S/+V5S/+V1.5S

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXXX-MTR	A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:26 2010 SHEET 17 of 97




INVENTEC

TITLE EVEREST-M
POWER SEQ


SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01


CHANGE by Frank Hu DATE Fri Dec 31 10:16:27 2010 SHEET 18 of 97




INVENTEC			
TITLE EVEREST-M POWER SEQ			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
SHEET 19 of 97			

CHANGE by Frank Hu DATE Fri Dec 31 10:16:27 2010







INVENTEC

TITLE
EVEREST-M
CPU 3 DRAM

SIZE
C

CODE
CS


DOC.NUMBER
CS_1310AXXXXX-MTR

REV
A01

CHANGE by Frank Hu

DATE Fri Dec 31 10:16:57 2010

SHEET 22 of 97



INVENTEC









TITLE EVEREST-M
CPU 4 POWER

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:58 2010 SHEET 23 of 97


WS

Function	xxVccSA_Select[1] [[CPU PIN# C24 VID0 of VR]]	xxVccSA_Select[0] [[CPU PIN# C22 VID1 of VR]]	VCCSA VR Vout
SNB HIGH	0	0	0.90V
IVB HIGH	0	1	0.725V
SNB LOW	1	0	0.80V
IVB LOW	1	1	0.675V



INVENTEC			
TITLE EVEREST-M CPU 5 POWER			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHA




INVENTEC

TITLE EVEREST-M DDR3 DIMM0

SIZE C CODE CS DOC.NUMBER CS_1310AXXXXX-MTR REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:17:00 2010 SHEET 26 of 97

CHB



LAYOUT NOTE: PLACE THESE CAPS NEAR SO-DIMM0 POWER PIN

WS REMOVE CPU_CHB_VREFDQ DIMM1_VREF_DQ


NOTE: SO-DIMMB SPD ADDRESS IS 0XA4 SO-DIMMB TS ADDRESS IS 0X34


PLACE THESE CAPS CLOSE TO VTT1 AND VTT2

PLACE THESE CAPS CLOSE TO VTT1 AND VTT2

WS




INVENTEC			
TITLE EVEREST-M DDR3 DIMM1			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu DATE Fri Dec 31 10:16:30 2010 SHEET 27 of 97			






DSWVRMEN - Deep S4/S5 Well On-Die Voltage Regulator Enable

high-Enabled(Default)
low-Disabled



INVENTEC				
TITLE EVEREST-M PCH 3				
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR		
2011	SHEET	30	of	97



INVENTEC


TITLE EVEREST-M
PCH 4 AXG

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Sat Jan 01 18:30:03 2011 SHEET 31 of 97


GPIO51	GPIO19	BOOT BIOS
BBS_BIT1	BBS_BIT0	DESTINATION
0	1	RESERVED(NAND)
1	0	-
1	1	SPI (DEFAULT)
0	0	LPC

P3V3_S



Routed with 90 ohms impedance
Total length no longer than 11 inches

WS




P3V3_S

BBS STRAP

BBS_BIT1

STP_A16OVR
TOP-BLOCK SWAP OVERRIDE
LOW=A16 SWAP OVERRIDE
HIGH=DEFAULT

P3V3_A




68< 60< 39< 37< PLT_RST#

BUF_PLT_RST#

P3V3_A

37< CLK_PCI_EC
43< CLK_PCI_TPM
29< CLKIN_PCI_FB

55< CLK_PCI_DEBUG



U4700

BG26 TP1
BJ26 TP2
BH25 TP3
BJ16 TP4
BG16 TP5
AH38 TP6
AH37 TP7
AK43 TP8
AK45 TP9
C18 TP10
N30 TP11
H3 TP12
AH12 TP13
AM4 TP14
AM5 TP15
Y13 TP16
K24 TP17
L24 TP18
AB46 TP19
AB45 TP20

B21 TP21
M20 TP22
AY16 TP23
BG46 TP24

BE28 USB3RN1
BC30 USB3RN2
BE32 USB3RN3
BJ32 USB3RN4
BC28 USB3RP1
BE30 USB3RP2
BF32 USB3RP3
BG32 USB3RP4
AV26 USB3TN1
BB26 USB3TN2
AU28 USB3TN3
AY30 USB3TN4
AU26 USB3TP1
AY26 USB3TP2
AV28 USB3TP3
AW30 USB3TP4

K40 PIRQA#
K38 PIRQB#
H38 PIRQC#
G38 PIRQD#

C46 REQ1#/GPIO50
C44 REQ2#/GPIO52
E40 REQ3#/GPIO54
D47 GNT1#/GPIO51
E42 GNT2#/GPIO53
F46 GNT3#/GPIO55

G42 PIRQE#/GPIO2
G40 PIRQF#/GPIO3
C42 PIRQG#/GPIO4
D44 PIRQH#/GPIO5

K10 PME#
C6 PLTRST#

H49 CLKOUT_PCI0
H43 CLKOUT_PCI1
J48 CLKOUT_PCI2
K42 CLKOUT_PCI3
H40 CLKOUT_PCI4

ITL_PANTHERPOINT_FCBGA_989P

SMC_WAKE_SCI#

RSVD

NVRAM

DEBUG PORT

DEBUG PORT

USB

RSVD1 AY7
RSVD2 AY7
RSVD3 AU3
RSVD4 BG4

RSVD5 AT10
RSVD6 BC8

RSVD7 AU2
RSVD8 AT4
RSVD9 AT3
RSVD10 AT1
RSVD11 AY3
RSVD12 AT5
RSVD13 AV3
RSVD14 AV1
RSVD15 BB1
RSVD16 BA3
RSVD17 BB5
RSVD18 BB3
RSVD19 BB7
RSVD20 BE8
RSVD21 BD4
RSVD22 BF6

RSVD23 AV5

RSVD24 AV10

RSVD25 AT8

RSVD26 AY5
RSVD27 BA2

RSVD28 AT12
RSVD29 BF3

USBP0N C24
USBP0P A24

USBP1N C25
USBP1P B25

USBP2N C26
USBP2P A26

USBP3N K28
USBP3P H28

USBP4N E28
USBP4P D28

USBP5N C28
USBP5P A28

USBP6N C29
USBP6P B29

USBP7N N28
USBP7P M28

USBP8N L30
USBP8P K30

USBP9N G30
USBP9P E30

USBP10N C30
USBP10P A30

USBP11N L32
USBP11P K32

USBP12N G32
USBP12P E32

USBP13N C32
USBP13P A32

USBRBIAS# C33

USBRBIAS B33

OC0#/GPIO59 A14
OC1#/GPIO40 K20
OC2#/GPIO41 B17
OC3#/GPIO42 C16
OC4#/GPIO43 L16
OC5#/GPIO9 A16
OC6#/GPIO10 D14
OC7#/GPIO14 C14

R4839 1 2 0.5% 2
R4840 1 2 0.5% 2
R4838 1 2 10K_5% 2
R4837 1 2 10K_5% 2
R4836 1 2 10K_5% 2
R4835 1 2 10K_5% 2
R4834 1 2 10K_5% 2
R4833 1 2 0.5% 2

R4833 1 2 0.5% 2

R4832 1 2 10K_5% 2

P3V3_A

R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2


R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2

R4832 1 2 10K_5% 2

WS



RESERVE FOR USB3.0
eSATA
RESERVE FOR USB3.0


WLAN

WEBCAM

BT

3G

P3V3_A



RESERVE FOR USB3.0
FOR eSATA
RESERVE FOR USB3.0

SMC_WAKE_SCI#

PCH_XDPFN0

PCH_XDPFN1

PCH_XDPFN2

PCH_XDPFN3

PCH_XDPFN4

PCH_XDPFN5

PCH_XDPFN6

PCH_XDPFN7





INVENTEC


TITLE EVEREST-M
PCH 5 USB


SIZE C CODE CS DOC.NUMBER CS_1310AXXXX-MTR REV A01

CHANGE by Frank Hu DATE Sun Jan 02 17:15:21

2011 SHEET 32 of 97









INVENTEC


TITLE EVEREST-M
PCH 8 POWER

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE by Frank Hu DATE Sat Jan 01 18:31:14 2011 SHEET 35 of 97








GM Thermal shutdown at 80.8°C +/-3°C from 60°C to 100°C
PM Thermal shutdown at 86°C +/-3°C from 60°C to 100°C
RSET=0.0012*T2-0.9308*T+96.147
Hysteresis is 30C

INVENTEC			
TITLE EVEREST-M FAN & THERMAL			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXXX-MTR	REV A01




INVENTEC

TITLE EVEREST-M
LAN


SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------


CHANGE by Frank Hu DATE Fri Dec 31 10:16:38 2010 SHEET 39 of 97



INVENTEC			
TITLE EVEREST-M RJ45 & TRANSFORMER			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Tue Jan 04 00:15:14 2011 SHEET 40 of 97





26

U3500

LAD0

23

LAD1

20

LAD2

17

LAD3

21

LCLK

22

LFRAME#

16

LRESET#

28

LPCPD#

27

SERIRQ

15

CLKRUN#

9

TESTBI_BADD

8

TESTI

INFINEON_SLB9635TT1.2_FW3.16_TSSOP_28P

5

VSB

10

NC

19

VDD

24

VDD

4

GND

11

GND

18

GND

25

GND

7

PP

1

NC

3

NC

12

NC

13

XTALI_32K_IN

14

XTALO

6

GPIO

2

GPIO2

1

R3501

2

4.7K_5%_2

1

R3502

2

0_5%_2

1

R3500

2

0_5%_2_DY

1

R3503

2

10M_5%_2

1

C3502

2

0.1UF_16V_2

1

C3505

2

0.1UF_16V_2

1

C3504

2

0.1UF_16V_2

1

C3503

2

0.1UF_16V_2

1

C3501

2

10PF_50V_2

1

C3500

2

10PF_50V_2

15mil

P3V3_A

15mil

P3V3_S

TPM_XTALI

TPM_XTALO

X3500

32.768KHZ

LPCPD# SHOULD BE CONNECT TO VDD

P3V3_S

P3V3_S


NC FOR SUPPORT VPRO


STUFF FOR FW1.2


FW VERSION	P/N
1.02	6019B0101801
3.16	6019B0761601 (SUPPORT VPRO)

INVENTEC			
TITLE EVEREST-M TPM			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:39 2010 SHEET 43 of 97








INVENTEC

TITLE EVEREST-M
HDMI CONN

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01


CHANGE by Frank Hu	DATE Fri Dec 31 10:16:40	2010	SHEET 46 of 97
--------------------	--------------------------	------	----------------




PCH Dual-mode

INVENTEC			
TITLE EVEREST-M DP CONN			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
SHEET 47	of 97		


CHANGE by Frank Hu DATE Fri Dec 31 10:16:41 2010



CARDREADER/USB CONNECTOR




INVENTEC			
TITLE EVEREST-M			
DB CONN USB & CARDREADER			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXXX-MTR	REV A01




INVENTEC			
TITLE EVEREST-M SATA HDD/SSD & ODD CONN			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
SHEET 50 of 97			

CHANGE by Frank Hu DATE Sun Jan 02 18:54:06 2011

E-SATA



EN	D0	D1	FUNCTION
0	X	X	STANDBY
1	0	0	DEFAULT
1	1	0	CH0->5DB
1	0	1	CH1->5DB
1	1	1	CH0,1->5DB




INVENTEC

TITLE EVEREST-M
E-SATA CONN

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:42 2010 SHEET 51 of 97

ESATA POWER




INVENTEC


TITLE EVEREST-M USB_CONN			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Sun Jan 02 18:04:58 2011

SHEET 52 of 97



BLUETOOTH




INVENTEC

TITLE EVEREST-M
BLUETOOTH CONN

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXXX-MTR	REV A01
-----------	------------	----------------------------------	------------

CHANGE by Frank Hu	DATE Fri Dec 31 10:17:02 2010	SHEET 54 of 97
--------------------	-------------------------------	----------------

Wireless & Debug card



MINI CARD 1

Note:

	Peak(max)mA	Normal(max)mA
3.3V	2,750mA	1,100mA
1.5V	500mA	375mA


INVENTEC			
TITLE EVEREST-M			
MINI1 WLAN/DEBUG CARD			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
CHANGE by Frank Hu DATE Fri Dec 31 10:16:43 2010 SHEET 55 of 97			








D




A

TITLE				EVEREST-M MINI2 3G			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR				REV A01	





INVENTEC			
TITLE EVEREST-M LED			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
2010	SHEET 58	of 97	




INVENTEC

TITLE EVEREST-M
CLOCK GENERATOR

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXX-MTR	A01

CHANGE	by	DATE	SHEET	of
	Frank Hu	Tue Jan 04 00:18:17 2011	59	97



INVENTEC

TITLE EVEREST-M
ME JTAG

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:46 2010

SHEET 61 of 97

D


C

B



INVENTEC			
TITLE EVEREST-M PICK BUTTON BOARD			
SIZE C	CODE CS	DOC. NUMBER CS_1310AXXXXX-MTR	REV A01
2010	SHEET 62	of 97	

TOUCHPAD SWITCH BOARD




INVENTEC

TITLE EVEREST-M
TOUCH PAD SW BOARD

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXXX-MTR	REV A01
-----------	------------	----------------------------------	------------


CHANGE by Frank Hu DATE Fri Dec 31 10:16:46 2010 SHEET 63 of 97




POWER BUTTON

INVENTEC			
TITLE EVEREST-M POWER BUTTON BOARD			
SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXXX-MTR	REV A01

CHANGE by Frank Hu DATE Fri Dec 31 10:16:46 2010 SHEET 64 of 97






INVENTEC

TITLE

EVEREST-M

EMI

SIZE	CODE	DOC.NUMBER	REV
C	CS	CS_1310AXXXXXX-MTR	A01
CHANGE by Frank Hu DATE Fri Dec 31 10:17:04 2010 SHEET 66 of 97			




DURING RESET				AFTER RESET			
DGPU_PRSNT#				0 : ADDIN CARD PRESENT 1 : ADDIN CARD NOT PLUGGED IN			
DGPU_PWR_EN#				HIGH	HIGH	0 : DGPU POWER SWITCH TURNED ON 1 : POWER SWITCH TURNED OFF	
DGPU_PWROK				0 : DGPU POWER IS NOT STABLE. 1 : DGPU POWER IS STABLE			
DGPU_HOLD_RST#				LOW	LOW	0 : KEEP DGPU IN RESET 1 : RESET IS RELEASED	
DGPU_SELECT#				HIGH	HIGH	0 : DISPLAY SWITCH ENABLED FOR DGPU 1 : DISPLAY SWITCH ENABLED FOR IGPU	
DGPU_PWM_SELECT#				0 : PWM SIGNAL FROM EC 1 : PWM SIGNAL FROM PCH			


INVENTEC

TITLE EVEREST-M
GPU SW / POWER

SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------

CHANGE by Frank Hu DATE Fri Dec 31 10:16:48 2010 SHEET 67 of 97







INVENTEC


TITLE EVEREST-M
GPU-3


SIZE C	CODE CS	DOC.NUMBER CS_1310AXXXXX-MTR	REV A01
-----------	------------	---------------------------------	------------


CHANGE by Frank Hu DATE Fri Dec 31 10:17:04 2010 SHEET 70 of 97















INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
-----------	------------	----------------------------	------------

CHANGE by XXX DATE 21-OCT-2002

SHEET 76 of 97




$VOUT=(1.8 \cdot R2)/(R1+R2)$

$VOUT=(1+R1/R2) \cdot 0.7$

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
SHEET 79 of 97			



VID[0] Pin C22	VID[1] Pin C24	VCCSA Vout	Required for 2011 processor	Required for 2012 processor
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes


INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
-----------	------------	----------------------------	------------

CHANGE by XXX DATE 21-OCT-2002

SHEET 80 of 97





INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC.NUMBER	REV
C	CS	1310xxxx-0-0	X01


CHANGE by XXX

DATE 21-OCT-2002

SHEET 82 of 97


Original

Sch




CHECK

WS




CHECK

WS



CHECK

WS



WS

VID1	VID0	+VDDC_GPU
POW_SW1	POW_SW0	PCORE_GPU
0	0	1.05V
0	1	1.00V
1	0	0.90V

For XT

VID1	VID0	+VDDC_GPU
POW_SW1	POW_SW0	PCORE_GPU
0	1	1.00V
1	0	0.90V

For PRO

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC.NUMBER	REV
C	CS	1310xxxxx-0-0	X01
SHEET		83 of 97	


CHANGE by XXX

DATE 21-OCT-2002

1

CONFIGURATION STRAPS: Pin-Based Straps		
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS
TX_PWRS_ENB	GPIO_0	Full Tx output swing=1 (Default) 50% Tx output swing=0
TX_DEEMPH_EN	GPIO_1	Tx De-emphasis enabled=1 (Default) Tx De-emphasis disabled=0
RESERVED	GPIO_2	Advertises the PCIe device as 2.5 GT/s capable at power on=0 Advertises the PCIe device as 5.0 GT/s capable at power on=1 (ASIC Internal pull down, and PCB Default is 0)
RESERVED	GPIO_8	Must be low during reset PCB default is left unconnected
RESERVED	GPIO_21	Must be low during reset (PCB default is 0) Voltage control signal for the memory-voltage regulator.
BIF_VGA_DIS	GPIO_9	VGA controller capacity enabled=0 (Default) VGA controller capacity disabled=1
BIOS_ROM_EN	GPIO_22	Disable the external BIOS ROM device=0 (Default) Enable the external BIOS ROM device=1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO_13 GPIO_12 GPIO_11	If GPIO_22 = 0, then CONFIG [2:0] defines the primary memory-aperture size. Default is 0 0 1
AUD[0] AUD[1]	HSYNC VSYNC	AUD [1:0]: 0 0 = No audio function 0 1 = Audio for DisplayPort only 1 0 = Audio for DisplayPort and HDMI, if dongle is detected 1 1 = Audio for both DisplayPort and HDMI. (Default is 1 1)
RESERVED	GENLK_CLK	Must be low during reset PCB default is left unconnected

GPU Whistler



INVENTEC







TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE C	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET 84 of 97			

WHISTLER XT TDP: 30~35 W

WHISTLER PRO TDP: 20~25 W

U5124

CLOSE TO GPU







GEN2:
PCI EXPRESS BUS:TRANSMITTED/RECEIVER
UP TO 5.0-GT/S BIT RATE.









INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC.NUMBER	REV
C	CS	1310xxxx-0-0	X01
SHEET 85 of 97			

VID1	VID0	+VDDC_GPU
POW_SW1	POW_SW0	PCORE_GPU
0	1	1.00V
1	0	0.90V



MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	Vendor (GDDR5)
0	0	1	1	HYNIX (1GB)
0	0	0	1	SAMSUNG (1GB)






HDMI

EDP

DUAL CHANNEL FOR 3D FUNCTION

CRT



FUTURE		ASIC			
GPU	Multi	Level	Pin	Straps	feature

INVENTEC

TITLE			
Forest Management Model, Project, Function Block Diagram			
SIZE C	CODE CS	DOC. NUMBER CS 1310A-XXXX-XXX-MTR	REV X01
SHEET		95	97

CHANNEL A

U5124

VM_A0_ADA<31..0>

BI

0	VM A0 ADA<0>	C37	DQA0_0/DQA_0
1	VM A0 ADA<1>	C35	DQA0_1/DQA_1
2	VM A0 ADA<2>	A35	DQA0_2/DQA_2
3	VM A0 ADA<3>	E34	DQA0_3/DQA_3
4	VM A0 ADA<4>	G32	DQA0_4/DQA_4
5	VM A0 ADA<5>	D33	DQA0_5/DQA_5
6	VM A0 ADA<6>	F32	DQA0_6/DQA_6
7	VM A0 ADA<7>	E32	DQA0_7/DQA_7
8	VM A0 ADA<8>	D31	DQA0_8/DQA_8
9	VM A0 ADA<9>	F30	DQA0_9/DQA_9
10	VM A0 ADA<10>	C30	DQA0_10/DQA_10
11	VM A0 ADA<11>	A30	DQA0_11/DQA_11
12	VM A0 ADA<12>	F28	DQA0_12/DQA_12
13	VM A0 ADA<13>	C28	DQA0_13/DQA_13
14	VM A0 ADA<14>	A28	DQA0_14/DQA_14
15	VM A0 ADA<15>	E28	DQA0_15/DQA_15
16	VM A0 ADA<16>	D27	DQA0_16/DQA_16
17	VM A0 ADA<17>	F26	DQA0_17/DQA_17
18	VM A0 ADA<18>	C26	DQA0_18/DQA_18
19	VM A0 ADA<19>	A26	DQA0_19/DQA_19
20	VM A0 ADA<20>	F24	DQA0_20/DQA_20
21	VM A0 ADA<21>	C24	DQA0_21/DQA_21
22	VM A0 ADA<22>	A24	DQA0_22/DQA_22
23	VM A0 ADA<23>	E24	DQA0_23/DQA_23
24	VM A0 ADA<24>	C22	DQA0_24/DQA_24
25	VM A0 ADA<25>	A22	DQA0_25/DQA_25
26	VM A0 ADA<26>	F22	DQA0_26/DQA_26
27	VM A0 ADA<27>	D21	DQA0_27/DQA_27
28	VM A0 ADA<28>	A20	DQA0_28/DQA_28
29	VM A0 ADA<29>	F20	DQA0_29/DQA_29
30	VM A0 ADA<30>	D19	DQA0_30/DQA_30
31	VM A0 ADA<31>	E18	DQA0_31/DQA_31
0	VM A1 ADA<0>	C18	DQA1_0/DQA_32
1	VM A1 ADA<1>	A18	DQA1_1/DQA_33
2	VM A1 ADA<2>	F18	DQA1_2/DQA_34
3	VM A1 ADA<3>	D17	DQA1_3/DQA_35
4	VM A1 ADA<4>	A16	DQA1_4/DQA_36
5	VM A1 ADA<5>	F16	DQA1_5/DQA_37
6	VM A1 ADA<6>	D15	DQA1_6/DQA_38
7	VM A1 ADA<7>	E14	DQA1_7/DQA_39
8	VM A1 ADA<8>	F14	DQA1_8/DQA_40
9	VM A1 ADA<9>	D13	DQA1_9/DQA_41
10	VM A1 ADA<10>	F12	DQA1_10/DQA_42
11	VM A1 ADA<11>	A12	DQA1_11/DQA_43
12	VM A1 ADA<12>	D11	DQA1_12/DQA_44
13	VM A1 ADA<13>	F10	DQA1_13/DQA_45
14	VM A1 ADA<14>	A10	DQA1_14/DQA_46
15	VM A1 ADA<15>	C10	DQA1_15/DQA_47
16	VM A1 ADA<16>	G13	DQA1_16/DQA_48
17	VM A1 ADA<17>	H13	DQA1_17/DQA_49
18	VM A1 ADA<18>	J13	DQA1_18/DQA_50
19	VM A1 ADA<19>	H11	DQA1_19/DQA_51
20	VM A1 ADA<20>	G10	DQA1_20/DQA_52
21	VM A1 ADA<21>	G8	DQA1_21/DQA_53
22	VM A1 ADA<22>	K9	DQA1_22/DQA_54
23	VM A1 ADA<23>	K10	DQA1_23/DQA_55
24	VM A1 ADA<24>	G9	DQA1_24/DQA_56
25	VM A1 ADA<25>	A8	DQA1_25/DQA_57
26	VM A1 ADA<26>	C8	DQA1_26/DQA_58
27	VM A1 ADA<27>	E8	DQA1_27/DQA_59
28	VM A1 ADA<28>	A6	DQA1_28/DQA_60
29	VM A1 ADA<29>	C6	DQA1_29/DQA_61
30	VM A1 ADA<30>	E6	DQA1_30/DQA_62
31	VM A1 ADA<31>	A5	DQA1_31/DQA_63

AMD_216_0810_001_FCBGA_962P

MEMORY INTERFACE A

DDR2
GDDR3/GDDR5
DDR3

MAA0_0/MAA_0
MAA0_1/MAA_1
MAA0_2/MAA_2
MAA0_3/MAA_3
MAA0_4/MAA_4
MAA0_5/MAA_5
MAA0_6/MAA_6
MAA0_7/MAA_7
MAA1_0/MAA_8
MAA1_1/MAA_9
MAA1_2/MAA_10
MAA1_3/MAA_11
MAA1_4/MAA_12
MAA1_5/MAA_13_BA2
MAA1_6/MAA_14_BA0
MAA1_7/MAA_15_BA1

WCKA0_0/DQMA_0
WCKA0B_0/DQMA_1
WCKA0_1/DQMA_2
WCKA0B_1/DQMA_3
WCKA1_0/DQMA_4
WCKA1B_0/DQMA_5
WCKA1_1/DQMA_6
WCKA1B_1/DQMA_7

GDDR5/DDR2/GDDR3

EDCA0_0/QSA_0/RDQSA_0
EDCA0_1/QSA_1/RDQSA_1
EDCA0_2/QSA_2/RDQSA_2
EDCA0_3/QSA_3/RDQSA_3
EDCA1_0/QSA_4/RDQSA_4
EDCA1_1/QSA_5/RDQSA_5
EDCA1_2/QSA_6/RDQSA_6
EDCA1_3/QSA_7/RDQSA_7

DDBIA0_0/QSA_0B/WDQSA_0
DDBIA0_1/QSA_1B/WDQSA_1
DDBIA0_2/QSA_2B/WDQSA_2
DDBIA0_3/QSA_3B/WDQSA_3
DDBIA1_0/QSA_4B/WDQSA_4
DDBIA1_1/QSA_5B/WDQSA_5
DDBIA1_2/QSA_6B/WDQSA_6
DDBIA1_3/QSA_7B/WDQSA_7

ADBIA0/ODTA0
ADBIA1/ODTA1

CLKA0
CLKA0B

CLKA1
CLKA1B

RASA0B
RASA1B

CASA0B
CASA1B

CSA0B_0
CSA0B_1

CSA1B_0
CSA1B_1

CKEA0
CKEA1

WEA0B
WEA1B

MAA0_8
MAA1_8

GDDR5

G24 VM A0 AA<0>
J23 VM A0 AA<1>
H24 VM A0 AA<2>
J24 VM A0 AA<3>
H26 VM A0 AA<4>
J26 VM A0 AA<5>
H21 VM A0 AA<6>
G21 VM A0 AA<7>
H19 VM A1 AA<0>
H20 VM A1 AA<1>
L13 VM A1 AA<2>
G16 VM A1 AA<3>
J16 VM A1 AA<4>
H16 VM A1 AA<5>
J17 VM A1 AA<6>
H17 VM A1 AA<7>

BI VM_A0_AA<7..0>

BI VM_A1_AA<7..0>

A32 VM WCKA0_0 DP
C32 VM WCKA0_0 DN
D23 VM WCKA0_1 DP
E22 VM WCKA0_1 DN
C14 VM WCKA1_0 DP
A14 VM WCKA1_0 DN
E10 VM WCKA1_1 DP
D9 VM WCKA1_1 DN

C34 VM EDCA0_0
D29 VM EDCA0_1
D25 VM EDCA0_2
E20 VM EDCA0_3
E16 VM EDCA1_0
E12 VM EDCA1_1
J10 VM EDCA1_2
D7 VM EDCA1_3

A34 VM DDBIA0_0
E30 VM DDBIA0_1
E26 VM DDBIA0_2
C20 VM DDBIA0_3
C16 VM DDBIA1_0
C12 VM DDBIA1_1
J11 VM DDBIA1_2
F8 VM DDBIA1_3

J21 VM ADBIA0
G19 VM ADBIA1

OUT DDR_A_CLKA0_DP
OUT DDR_A_CLKA0_DN

OUT DDR_A_CLKA1_DP
OUT DDR_A_CLKA1_DN

OUT DDR_A_RASA0#
OUT DDR_A_RASA1#




OUT DDR_A_CASA0#
OUT DDR_A_CASA1#

OUT DDR_A_CSA0#_0
OUT DDR_A_CSA1#_0

OUT DDR_A_CKEA0
OUT DDR_A_CKEA1

OUT DDR_A_WEA0#
OUT DDR_A_WEA1#

BI VM_A0_AA<8>
BI VM_A1_AA<8>



INVENTEC

TITLE MODEL PROJECT FUNCTION
Block Diagram

SIZE C CODE CS DOC.NUMBER 1310xxxx-0-0
CS_1310Axxxx-MTR REV X01

CHANGE by XXX BEN LEE DATE 2010-01-01 SHEET 1 of 97

CHANNEL B

U5124

D

D

C


C

B

B

A

A



JTAG SIGNAL	STUFF	OPTION
SIGNALS	NORMAL MODE	JTAG MODE
GPU_TESTEN	0	1

PLACE ALL THESE COMPONENTS VERY CLOSE TO GPU (WITHIN 25MM) AND KEEP ALL COMPONENT CLOSE TO EACH OTHER. (WITHIN 5MM) EXCEPT RSER2

INVENTEC


TITLE MODEL PROJECT FUNCTION Block Diagram

SIZE C CODE CS DOC NUMBER 1310xxxx-0-0 CS_1310Axxxx-MTR REV X01

GPU POWER

U5124

AMD_216_0810_001_FCBGA_962P



INVENTEC



MODEL PROJECT BLOCK
Diagram

SIZE	CODE	DOC NUMBER	REV
C	CS	CS_131000000-MTR	001

CHANGE by XEN LEE DATE 21/04/2022, 2010

SHEET 89 of 97


BACO




INVENTEC

TITLE			
MODEL PROTECTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	CS_131000000-MTR	YH1
SHEET		90	# 97

CHANGE by X BEN LEE DATE 21/04/2010



GDDR5 CHANNEL A MEMORY





INVENTEC

TITLE			
MODEL PROJECT PRODUCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	CS_131000000-MTR	97
SHEET			

CHANGE by XEN LEE DATE 21/04/2002

GDDR5
CHANNEL B MEMORY






INVENTEC

TITLE
MODEL PROTECTION
Block Diagram

SIZE C CODE CS DOC NUMBER 1310xxxx-0-0 CS-1310Axxxx-MTR REV X01

CHANGE by XXX BEN LEE DATE 2010-01-22

SHEET 1 of 97



INVENTEC

TITLE MODEL PROTECTION
Block Diagram

SIZE C	CODE CS	DOC.NUMBER 1310xxxx-0-0 CS_1310XXXXXX-MTR	REV X01
-----------	------------	---	------------

CHANGE by XXX BEN LEE DATE February 2002, 2010

SHEET 196 of 97

