

NBQAA

Bordeaux 10G

LA-6072P REV 1.0 Schematic


Intel Arrandale CPU / Intel 5 Series Chipset
2010-03-22 Rev 1.0


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NBQAA LA6072P M/B
				Date: Tuesday, March 23, 2010	Sheet 1 of 61
				Rev 1.0	

Compal Confidential

Model Name : NBQAA

File Name : LA-6072P





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				NBQAA LA6072P M/B	
				Date	Monday, March 22, 2010
				Sheet	3 of 61
				Rev	1.0

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	+B	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.5VS +VGA_CORE +CPU_CORE +VTT +1.05VS +1.8VS +1.1VS +0.75VS
S0	O	O	O	O	O
S1	O	O	O	O	O
S3	O	O	O	O	X
S5 S4/AC	O	O	O	X	X
S5 S4/ Battery only	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X

EC SM Bus1 address

EC SM Bus2 address

Power	Device	Address	Power	Device	Address
+3VL	EC KB926 D3		+3VS	EC KB926 D3	
+3VL	HDMI-CEC		+3VS	AMD GPU Thermal Sensor	
+3VL	Smart Battery	0001 011x b	+3VS	Ambient Ligh Sensor	
			+3VALW	PCH	
			+3VS	G-Sensor	

PCH SM Bus address

Power	Device	Address
+3VALW	PCH	
+3VS	Clock Generator	1101 001x b
+3VS	DDR DIMMA	1001 000x b
+3VS	DDR DIMMb	1001 010x b
+3VS	Express	
+3VS	Slot#1--WLAN/Wimax	
+3VS	Slot#2--JET/3G	

BTO Option Table




Function	Bluetooth	Card Reader		HDMI-CEC		LAN		CAM+MIC
description	B				Y	U	V	X
explain	Bluetooth	JMB389	JMB385	HDMI	HDMI+CEC	10/100	10/100/1000	CAM
BTO	BT@	JMB389@	JMB385@	IHDMI@	IHDMI@+CEC@	8105E@	8111E@	CAM@

Function	ODD		KB LED	Mini Card			GPU	
description		T	K	G	J		P	M
explain	Normal	Slot	KB LED	3G	JET	3G/JFT	WiMAX	N11M-OP1
BTO	ODD0@	ODD1@	KBL@	3G@	JET@	3GJFT@	WiMAX@	N11P@

Function	PCH		VRAM	
description	H5	H7	512	1G
explain	HM55	HM57	512M	1G
BTO	HM55@	HM57@	4pcs@	4pcs@+8pcs@

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Size Custom	Document Number	Rev
				Date: Tuesday, March 23, 2010	NBQAA LA6072P M/B	1.0
				Sheet	4	of 61




JTAG MAPPING

Scan Chain (Default)	STUFF -> R20, R23, R27 NO STUFF -> R21, R26
CPU Only	STUFF -> R20, R21 NO STUFF -> R23, R26, R27
GMCH Only	STUFF -> R26, R27 NO STUFF -> R20, R21, R23


For S3 Power Reduction




XDP Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CLK/MISC/JTAG	
Size	Document Number	Rev		1.0	
Custian	NBQAA LA6072P M/B				
Date:	Tuesday, March 23, 2010	Sheet	5	of	61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU DMI/FDI/PEG	
Size B	Document Number	Rev 1.0		Date: Monday, March 22, 2010	
NBQAA LA6072P M/B		Sheet 6 of 61			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	Rev
					1.0
				Date:	Monday, March 22, 2010
				Sheet	7 of 61

JCPUF

+CPU_CORE

Clarkfield: 65A
Auburndale:48AClarkfield: 21A
Auburndale:18A

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE INIT

IC_AUB_CFD_rPGA_R0P9
©


Material Note (+VTT):

330uF/ 6mohm, number are 3,
power x1, HW x2





(Place these capacitors under CPU socket Edge, top layer)

C144 1 2 330U 2.5V M R17
C159 1 2 330U 2.5V M R17SF000002Z00
H=4.5C87 1 2 22U 0805 6.3V6M
C91 1 2 22U 0805 6.3V6MC81 1 2 10U 0805 10V4K
C83 1 2 10U 0805 10V4K
C85 1 2 10U 0805 10V4K
C89 1 2 10U 0805 10V4K
C88 1 2 10U 0805 10V4K
C90 1 2 10U 0805 10V4K
C92 1 2 10U 0805 10V4K
C94 1 2 10U 0805 10V4K


Add on 2/8 to improve ESD

CRB default setting:
VID[6:0]=[0100111]


VTT Rail

Auburndale +1.1VS_VTT=1.05V
Clarkfield +1.1VS_VTT=1.1VH_VTTSELECT = low, 1.1V
H_VTTSELECT = high, 1.05V


(Place these capacitors between inductor and socket on Bottom)




(Place these capacitors under CPU socket, top layer)



(Place these capacitors on CPU cavity, Bottom Layer)




TOP side (under inductor)





Check list:

+CPU_CORE: 6x 470uF, 12x 22uF, 17x 10uF
+VTT: 4x 330uF, 7x 22uF, 8x 10uF

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/11/13		Deciphered Date		2010/01/23		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CPU POWER-1					
								Size	Document Number	Rev			
								Custom	NBQAA LA6072P M/B	1.0			
								Date:	Monday, March 22, 2010	Sheet	8	of	61














Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII-SODIMMO		
				Sheet	Document Number	Rev
				Custom	NBQAA LA6072P M/B	
Date: Monday, March 22, 2010		Sheet 11 of 61				

DDR3 SO-DIMM B Reverse Type







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/01/01	Title PCIE/DAC/GPIO		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					NBQAA L6072P M/B	1.0
Date: Monday, March 22, 2010				Sheet	13	of 61




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA CORE	
				Size	Document Number
				NBQAA LA6072P M/B	
				Date:	Monday, March 22, 2010
				Sheet	15 of 61
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				POWER	
				Size	Document Number
				NBQAA LA6072P M/B	
				Date:	Monday, March 22, 2010
				Sheet	16 of 61




Security Classification		Compal Secret Data		Title	
Issued Date	2009/11/13	Deciphered Date	2010/01/01	GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				NBQAA LA6072P M/B	
				Date:	Monday, March 22, 2010
				Sheet	17 of 61



Part 2 of 7


MDA0	L32	FBA_D0
MDA1	N33	FBA_D1
MDA2	L33	FBA_D2
MDA3	N34	FBA_D3
MDA4	N35	FBA_D4
MDA5	P35	FBA_D5
MDA6	P33	FBA_D6
MDA7	P34	FBA_D7
MDA8	K35	FBA_D8
MDA9	K33	FBA_D9
MDA10	K34	FBA_D10
MDA11	H33	FBA_D11
MDA12	G34	FBA_D12
MDA13	G33	FBA_D13
MDA14	E34	FBA_D14
MDA15	E33	FBA_D15
MDA16	G31	FBA_D16
MDA17	F30	FBA_D17
MDA18	G30	FBA_D18
MDA19	G32	FBA_D19
MDA20	K30	FBA_D20
MDA21	K32	FBA_D21
MDA22	H30	FBA_D22
MDA23	K31	FBA_D23
MDA24	L31	FBA_D24
MDA25	L30	FBA_D25
MDA26	M32	FBA_D26
MDA27	N30	FBA_D27
MDA28	M30	FBA_D28
MDA29	P31	FBA_D29
MDA30	R32	FBA_D30
MDA31	R30	FBA_D31
MDA32	AG30	FBA_D32
MDA33	AG32	FBA_D33
MDA34	AH31	FBA_D34
MDA35	AF31	FBA_D35
MDA36	AF30	FBA_D36
MDA37	AE30	FBA_D37
MDA38	AC32	FBA_D38
MDA39	AD30	FBA_D39
MDA40	AN33	FBA_D40
MDA41	AL31	FBA_D41
MDA42	AM33	FBA_D42
MDA43	AK30	FBA_D43
MDA44	AK32	FBA_D44
MDA45	AJ30	FBA_D45
MDA46	AH30	FBA_D46
MDA47	AH33	FBA_D47
MDA48	AH33	FBA_D48
MDA49	AH35	FBA_D49
MDA50	AH34	FBA_D50
MDA51	AH32	FBA_D51
MDA52	AJ33	FBA_D52
MDA53	AL35	FBA_D53
MDA54	AM34	FBA_D54
MDA55	AM35	FBA_D55
MDA56	AF33	FBA_D56
MDA57	AE32	FBA_D57
MDA58	AE35	FBA_D58
MDA59	AE34	FBA_D59
MDA60	AE34	FBA_D60
MDA61	AE33	FBA_D61
MDA62	AB32	FBA_D62
MDA63	AC35	FBA_D63

MEMORY INTERFACE



Mode C - Mirror Mode Mapping


Address	DATA Bus	
	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11		CS0#_H
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2



Mode C - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11		CS0#_H
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2




Memory Partition A - Lower 32 bits



Mode C - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD0	CKE_L
CMD1	A8
CMD2	CS0#_L
CMD3	A7
CMD4	A2
CMD5	A11
CMD6	A5
CMD7	A0
CMD8	CAS#
CMD9	BA1
CMD10	A9
CMD11	CS0#_H
CMD12	BA0
CMD13	BA2
CMD14	A3
CMD15	CS1#_H
CMD16	ODT_H
CMD17	A4
CMD18	A13
CMD19	WE#
CMD20	A1
CMD21	A10
CMD22	A12
CMD23	CS1#_L
CMD24	RAS#
CMD25	ODT_L
CMD26	A6
CMD27	CKE_H
CMD28	RST
CMD29	A14
CMD30	A15















Memory Partition A - Upper 32 bits



Mode C - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11		CS0#_H
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2






Label	Range
MDB[0..63]	19,23
CMDDB[30..0]	19,23
DQMB[7..0]	19,23
DQSB[7..0]	19,23
DQSB#[7..0]	19,23



Mode C - Mirror
Mode Mapping

	DATA Bus	
Address	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11		CS0#_H
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2



Memory Partition C - Upper 32 bits



Mode C - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
CMD0	CKE_L	
CMD1	A8	A8
CMD2	CS0#_L	
CMD3	A7	A6
CMD4	A2	A1
CMD5	A11	A9
CMD6	A5	A4
CMD7	A0	A12
CMD8	CAS#	CAS#
CMD9	BA1	A3
CMD10	A9	A11
CMD11		CS0#_H
CMD12	BA0	BA0
CMD13	BA2	A15
CMD14	A3	BA1
CMD15		CS1#_H
CMD16		ODT_H
CMD17	A4	A5
CMD18	A13	A14
CMD19	WE#	A10
CMD20	A1	A2
CMD21	A10	WE#
CMD22	A12	A0
CMD23	CS1#_L	
CMD24	RAS#	RAS#
CMD25	ODT_L	
CMD26	A6	A7
CMD27		CKE_H
CMD28	RST	RST
CMD29	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Compal Electronics, Inc. VRAM C Upper	
Issued Date	2009/11/13	Deciphered Date	2010/01/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Size	Document Number
				Custord	NBQAA LA6072P M/B
Date:				Monday, March 22, 2010	Sheet 23 of 61



VRAM			RAMCFG[3..0] RV93		
DDR3	Hynix H5TQ1G63BFR-12C SA000032400	512MB	0010	PD 15K	SD034154280
		1GB	0010	PD 15K	SD034154280
64M16	Samsung K4W1G1646E-HC12 SA000035700	512MB	0011	PD 20K	SD034200280
		1GB	0011	PD 20K	SD034200280
DDR3	Reserved for 128M16				

Device ID straps

	DeviceID	PCI_DEVID[4..0]	ROM_SCLK	STRAP2
N11P-LP1	0xA2B	[01011]	Pull down 15K	Pull up 20K
N11M-GE1	0xA75	[10101]	Pull up 15K	Pull down 30K
N11M-OP1	0xA72	[10010]	Pull up 15K	Pull down 15K

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	VDD33	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	VDD33	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	VDD33	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	VDD33	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	VDD33	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	VDD33	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM (Default)
1	BIOS ROM is present

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	256MB (Default)
1	Reserved

USER Straps	
User [3:0]	1110=EDID
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
1110	Notebook Default

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable


SLOT_CLOCK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


VGA_DEVICE	
0	3D Device
1	VGA Device (Default)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				NBQAA LA6072P M/B	
				Date	Rev
				Monday, March 22, 2010	1.0
				Sheet	24 of 61


Clock Generator




LVDS / Int.Camera / TouchScreen / Int.MIC Conn



CRT CONNECTOR



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT\TV\LVDs	
Size		Document Number		Rev	
		NBQAA LA6072P M/B		1.0	
Date:		Monday, March 22, 2010		Sheet 26 of 61	



Integrated SUS 1.05V VRM Enable

PCH_INTVRMEN	High - Enable Internal VRs (must be always pulled high)
--------------	---

HDA_SYNC


This signal has a weak internal pull down.
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V

HDA_SDO

This signal has a weak internal pull down.
This signal can't PU


Flash Descriptor Security Override

HDA_DOCK_EN#	Low = Enabled High = Disabled *
--------------	------------------------------------






ITPM Enabled Internal: Pull down 20k

SPI_MOSI	High = Enabled Low = Disabled (Default)
----------	--



PCH Pin	RefDes	PCH JTAG Enable		PCH JTAG Disable (Default)	
		ES1	ES2	ES1	ES2
PCH_JTAG_TDO	R358	No Install	200ohm	No Install	No Install
PCH_JTAG_TMS	R355	No Install	100ohm	No Install	No Install
PCH_JTAG_TDI	R354	100ohm	100ohm	No Install	No Install
PCH_JTAG_TCK	R356	200ohm	200ohm	20kohm	No Install
PCH_JTAG_RST#	R537	100ohm	100ohm	10kohm	No Install
PCH_JTAG_TCK	R156	51ohm	51ohm	51ohm	51ohm
PCH_JTAG_RST#	R643	20kohm	20kohm	No Install	No Install
PCH_JTAG_RST#	R353	10kohm	10kohm	No Install	No Install



1ST HDD

SATA ODD

eSATA

SATA LED#

CR_WAKE#

VGA_PWROK

for Optimus

for JMB389C/385C

for EMI request

PCH SPI CLK

R385

10_0402_5%


C86

33P_0402_50V8J


2

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/11/13		Deciphered Date		2010/01/23		Title			
PCH_SPI/SATA/LPC/RTC/HDA		NBQAA LA6072P M/B		Rev		1.0		Date: Monday, March 22, 2010			
Sheet		28		of		61					

LAN
WLAN
New Card
JET
Card Reader




LAN
WLAN
New Card
JET
Card Reader







U11B

PCI-E*






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NBQAA LA6072P M/B	
				Date: Monday, March 22, 2010	Rev 1.0






PCH Strap Pin



NO REBOOT Strap		
PCH_SPKR	Low= Disable	High= Enable

Boot BIOS Strap		
PCI_GNT#1	PCI_GNT#0	Boot BIOS Location
0	0	LPC (Default)
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= A16 swap override Disable



Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled (Default)



DMI Termination Voltage	
NV_CLE	Low= Set to Vss (Default) High= Set to Vcc

GPIO8
Not pull down
Internal: Pull up 20k
During Reset: High
Initial: High



GPIO15
a Strong pull up may be needed
for GPIO Functionality
Internal: Pull down 20k
During Reset: Low
Initial: Low

On-Die PLL VR

PCH_GPIO27 High = Enabled (Default)
Low = Disabled




LVDS_SEL:
Pull high for Single Channel



PROJECT_ID[1..0]
00: NDU00 (Streamline-M-S 11.6/13.3")
01: NBQAA (Bordeaux 14")
10: NWQAA (Marseille 16")
11: NALAA (Hamburg 17.3")

Not pull low
internal pull up
Internal: Pull up 20k
During Reset: High
Initial: High

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH CPU/GPIO	
Size B	Document Number	Rev		1.0	
Date: Monday, March 22, 2010		Sheet 33 of 61		NBQAA LA6072P M/B	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NBQAA LA6072P M/B	
				Date	Monday, March 22, 2010
				Sheet	34 of 61
				Rev	1.0

VccLAN may be grounded if Intel LAN is disabled



If two VccME rails can be combined, only total 2 x 22 μ F and 2 x 1 μ F caps are necessary

For HDA power rail



Near AD38



Near V39



For HDA power rail to +3.3V(default) /+1.5V


VCCSUSHDA can be either 1.5V or 3.3V

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH POWER-2		
				Size	Document Number	Rev
				Custom	NBQAA LA6072P M/B	1.0
Date:				Monday, March 22, 2010	Sheet	35 of 61




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	PCH-GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Monday, March 22, 2010
				Sheet	36 of 61
				NBQAA LA6072P M/B	


Bluetooth Interface




TP LED Conn




MDC 1.5 Conn



Cap Sensor / Light Sensor Conn





TP/B LED/B FP/B Conn





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title USB/BT/FP/MDC/TP/CAP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					NBQAA LA6072P M/B	1.0
Date:				Monday, March 22, 2010	Sheet	38 of 61


PCIe Mini Card-WLAN/WiMax




PCIe Mini Card-3G/JET




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCIE-WLAN/3G/JET/NEW
Size	Document Number	NBQAA LA6072P M/B		Rev 1.0
Date:	Tuesday, March 23, 2010	Sheet	39	of 61






Security Classification		Compal Secret Data		Compal Electronics, Inc. Card Reader-JMB389C/385C	
Issued Date	2009/11/13	Deciphered Date	2010/10/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	2.0
				Document Number	
				Date:	Monday, March 22, 2010
				Sheet	41 of 61


HeadPhone/LINE Out JACK



Ext.MIC/LINE IN JACK




Speaker Connector




Need to update symbol


Keyboard LED




KEYBOARD CONN.



Check KB spec




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title AUDIO/KB CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				NBQAA LA6072P M/B		
Date:		Tuesday, March 23, 2010		Sheet	43	of 61




Security Classification		Compal Secret Data		Title	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	ENE-KB926 RevD3/E0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				NBQAA LA6072P M/B	
				Date	Monday, March 22, 2010
				Sheet	44 of 61


SPI Flash (256KB)
Socket: SP07000F500 & SP07000H900







Lid SW



LPC Debug Port
Please place the PAD under DDR DIMM.




G-Sensor




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SPI ROM/G-SENSOR/Debug	
Size		Document Number		Rev	
		NBQAA LA6072P M/B		1.0	
Date:		Monday, March 22, 2010		Sheet 45 of 61	


Power Button




PWR/B Conn




ISPD




DC-IN LED




WL/BT LED




BATT CHARGE/FULL LED




WiMAX/3G LED





POWER/SUSPEND LED




HDD LED



Screw Hole




PCB Fedcal Mark PAD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Comm. SW/ Sub Conn./LEDS	
				Size	Document Number
				NBQAA LA6072P M/B	
				Date:	Tuesday, March 23, 2010
				Sheet	46 of 61
				Rev	1.0


+3VALW TO +3VS




+5VALW TO +5VS



+1.5V to +1.5VS




+5VS TO +5VS_ODD




+1.5V to +VRAM_1.5VS

(11A, 440mils, Via NO.= 22)





+1.05VS to +1.05VS_DGPU

(2.87A, 120mils, Via NO.= 6)




+3VS to +3VS_DGPU

(780mA, 40mils, Via NO.= 2)




For S3 Power Reduction




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/11/13				Deciphered Date			
2010/01/23				Title				DC-DC INTERFACE			
Size				Document Number				NBQAA LA6072P M/B			
Date				Monday, March 22, 2010				Sheet 47 of 61			


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




High	18.384	17.901	17.430
Low	17.728	17.257	16.976



**Precharge detector
15.97V/14.84V FOR
ADAPTOR**







PH1 under CPU botten side :


CPU thermal protection at 95 degree C
Recovery at 56 degree C

PH2 near main Battery CONN :

BAT. thermal protection at 95 degree C
Recovery at 48 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2009/11/13	Deciphered Date	2010/10/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					BATTERY CONN / OTP	
					Size	Document Number
					NBQAA	
Date: Monday, March 22, 2010					Sheet 49 of 61	




CP mode
I_{ada}=0~4.737A (90W) CP= 92%*I_{ada}; CP=4.36A
V_{acim}=0.736V (90W) PR70=53.6k PR49=0.015

CC=0.25A~3A
I_{REF}=1.016*I_{charge}
I_{REF}=0.254V~3.048V
V_{CHLIM} need over 95mV

CHGVADJ=(V _{cell} -4)/0.10627	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/11/13	Deciphered Date	2010/10/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number	NBQAA			Rev
Date:	Monday, March 22, 2010	Sheet	53	of	61
					1.0




Security Classification		Compal Secret Data		Title	
Issued Date	2009/11/13	Deciphered Date	2010/10/21	0.75VSP/	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Monday, March 22, 2010
				Sheet	55 of 61
				Rev	1.0
				NBQAA LA6072P M/B	

Compal Electronics, Inc.

0.75VSP/

Size Document Number Rev
NBQAA LA6072P M/B 1.0
Date: Monday, March 22, 2010 Sheet 55 of 61



Layout Note:
PH3 place near
Phasel L-MOS

Layout Note:
Place near Phasel Choke

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/10/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+CPU_CORE		
Size	C	Document Number	NBQAA LA6072P M/B	Rev	1.0	
Date:	Monday, March 22, 2010	Sheet	56	of	61	

NO DATE	PAGE	MODIFICATION LIST	PURPOSE
2009/12/06	P48-59	Release	
2009/12/18	P49	PR31,PR33,PR34,PR40	PH1,PH2 setting point change
2009/12/18	P52	PR98	VTT adjust OCP
2009/12/18	P55	Remove PR136,Add PR137,PC101	0.75VSP Enable signal (EVT added by memo)
2009/12/18	P58	Add PR254,PC175	VGA add snubber (EVT added by memo)
2009/12/18	P58	PC174	VGA output cap change to lower
2009/12/28	P51,P52	Add PC188,PC189,PC115	Add EMC,EMI solution.
2009/12/28	P51	change PR83,PR84,Add PR85,PC55	For EMI,EMC solution
2010/01/06	P51	PR81,PR132,PR255	OCP setting.
2010/01/06	P58	change PR249,PR271,PC178	HW request
2010/02/05	P53	change PU9 solution	change 1.8V Solution
2010/02/05	P51	change PL4,PL5	Change to lower height to solve ME request
2010/01/28	P43	PC197	Reserve 10uF at B+ shape for ripple improvement.
2010/02/08	P50	Add PD6,PD7	ESD solution.
2010/02/08	P57	Change PR247	GFX load-line
2010/02/08	P50	Add PC192,PC193,PC194	ISN issue
2010/03/16	P50	Change PR45,PR68	CP setting
2010/03/16	P50	Change PL3	ME issue
2010/03/16	P51	Change PC53,PC54	ME issue
2010/03/16	P53	PR122,PC83 unmount	1.8V enable signal adjust
2010/03/16	P56	Add PC195	VR_ON prevent noise,same as UMA
2010/03/16	P58	Change PC174	ME issue
2010/03/16	P58	Change PR264,PR265,PR267,PR268,PR263,PC184,PQ52	GPU voltage adjust
2010/03/18	P57	Add PC198	High frequency noise
2010/03/22	P58	Add PR275	Adjust VGA POK voltage level for HW request

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2010/10/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power PIR		
				Size	Document Number	Rev
					NBQAA LA6072P M/B	1.0
Date:		Monday, March 22, 2010		Sheet	59	of 61

PIR (Product Improve Record)

NBQAA LA-6072P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	12/22	25	Change JLVDS routing	To prevent workmanship and burn issue
2.	12/22	09	Change Q33 routing	For common design
3.	12/22	47	Change Q43 routing	For common design
4.	12/22	39	Change JEXP footprint to SANTA_130861-2_26P_RT-T	Modify footprint
5.	12/22	38	Change JTPL footprint to P-TWO_161021-06021_6P-T	For ME's request
6.	12/22	43	Change JKBL footprint to ACES_85201-04051_4P-T	For ME's request
7.	12/22	13	Delete DV2, Add RV124, QV2 for CLKREQ_VGA#	CLKREQ_VGA# circuit for NV's Optimus
8.	12/23	38	Change JCS footprint to P-TWO_161021-10021_10P-T	For ME's request
9.	12/23	38	Change JTOUCH footprint to P-TWO_161021-10021_10P-T	For ME's request
10.	12/23	33	Change PCH's GPIO57 netname to OPTIMUS_EN# and pull down to GND	For BIOS recognizing Optimus
11.	12/23	33	Change PCH's GPIO45 netname to LVDS_SEL	For Common design
12.	12/23	33	Change PCH's GPIO39 netname to CIR_EN#	For Common design
13.	12/24	39	Add DM2, QM1, BT_CTRL on JWLAN.5	For WLAN/BT combo module
14.	12/24	42	Add RA43 on EC_MUTE#	For Audio issue
15.	12/24	43	Detele JEXMIC.5 from GND	For Audio issue
16.	12/24	44	Change PWRME_CTRL to PWRME_CTRL#	Active low signal
17.	12/24	33	Delete GND guide pins of JTOUCH, JCS, JTPL, JODD1	For common design
18.	12/29	29	Add C254 on CLKREQ_WLAN#	For EMI's Request
19.	12/29	43	Exchange JKBL pin1 and pin4	To meet correct footprint
20.	12/29	37	Add C389 on U14	For EMI's Request
21.	12/29	46	Add C392 on H21 for +5VALW	For EMI's Request
22.	12/29	40	Stuff CL7, CL23, CL24	For EMI's Request
23.	12/29	46	Add C393, close to C7 for +3VS	For EMI's Request
24.	12/29	32	Add R55 on DGPU_RST#	For EMI's Request
25.	12/29	27	Add R314 on HDMI_HPD and U9	For common design
26.	01/03	47	change +1.05VS_DGPU routing	To prevent ESD damage to U9
				To turn on/off normally

REVISION CHANGE: 0.2 TO 0.3

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	02/01	31	Change RA40 to pull up +5VL	Support S/M function in battery mode
2.	02/01	30	Change RA34 to pull up +3VL	Support S/M function in battery mode
3.	02/01	44	Add R103 to USB_EN# and pull up +5VALW	For common code with NWQAA
4.	02/01	44	Add R69 to VR_ON and pull low to GND	To avoid folating when EC is on initial
5.	02/01	30	Add C434 to VGATE	Reserve to avoid noise
6.	02/01	05	Add C482 to H_PWRGOOD	Reserve to avoid noise
7.	02/01	40	Add UL4	for 10/100/1000 transformer co-layout
8.	02/01	38	Add MDC circuits	For A51's request, Add MDC in DIS SKU
9.	02/01	35	Reserve U54 for +1.5VALW LDO and change VCCSUSHDA power rail	For MDC design change
10.	02/01	28	Add R287, R289, R291, R293 for Azalia bus to MDC	For MDC design change
11.	02/02	46	Add H31, H32	For MDC design change
12.	02/02	44	Add CAP_RST# on EC pin73 and link to JCS	For Cap sensor design change
13.	02/04	31	Stuff R133, R135 to 100Kohm PD GND	To prevent PCH pending internal HPD
14.	02/04	14	Reserve UV4, RV54, CV56, RV44	Reserved for VBIOS
15.	02/04	42	Add RA45, un-stuff RA43	To solve audio issue
16.	02/06	32	Exchange USB port 4&8	Design change, for A51's request
17.	02/08	08	Change C117,C118,C119,C120,C127,C128,C129	To improve ESD
18.	02/08	40	Change LL1, CL13	For design change
19.	02/09	41	Change RC7, RC8, RC9, RC12, RC13, RC14 from 0 ohm to 22 ohm	For EMI's request

PIR (Product Improve Record)
NBQAA LA-6072P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.3 TO 1.0

NO DATE PAGE MODIFICATION LIST				PURPOSE
1.	03/11	27	Add R148	To solve display compatibility issue
3.	03/11	15	Change CV58 from OSCON to POLY type	Due to the keyboard stress test is fail
4.	03/11	09	Change C216 from OSCON to POLY type	Due to the keyboard stress test is fail
5.	03/11	11	Change C163 from OSCON to POLY type	Due to the keyboard stress test is fail
6.	03/11	14	Delete UV4, RV54, CV56, RV44	Design change, no need extra BIOS ROM
7.	03/11	25	Stuff D84, D82, D19, D83	For ESD's request
8.	03/11	34	Change L12 from bead to R389 2.2 ohm+- 1%	For CRT issue
9.	03/14	13	Reserve YV1, RV29, CV45, CV46	Reserved for design change
10.	03/14	33	Change R221 to 1K ohm	For NV's Optimus sequence
11.	03/14	32	Change R55 to 1K ohm	For NV's Optimus sequence
12.	03/14	32	Reserve R334, add R336	For NV's Optimus sequence
13.	03/14	39	Change QM1 to Q14B	For cost down
14.	03/15	42	Un-mount CA16	For audio noise issue
15.	03/15	46	Un-mound SW2, SW3	Power button is no need after pre-MP
16.	03/16	42	Change CA12.1, RA12.2, CA18.2 from GND to AGND	For audio noise issue
17.	03/16	42	Change CA9 and CA10 to from 4700pF tp 1uF	For audio noise issue
18.	03/16	42	Add CA34-CA40 and CA51	For audio noise issue
19.	03/18	41	Change Card reader solution from 02 to JMB389C/385C	For design change
20.	03/19	27	Add D54	For HDMI CEC
21.	03/19	34	Add L12 that reserved 0 ohm for EMI	For CRT issue
22.	03/19	46	H22 from 6.0 to 3.0	For ME's request
23.	03/20	20	Change BIOS ROM footprint to M25P80-VMW6TP_S08	No need the debug connector in MP phase
24.	03/22	13	Stuff RV28, un-stuff RV105	Reserved for 27M_SSC from clock gen
25.	03/22	43	Add RA22, RA23	Reserved to solve GPRS noise
26.	03/22	05	Stuff C482	To avoid noise
27.	03/22	30	Stuff C434	To avoid noise