

Compal confidential

LC-Marseille 10AD


PWWAE LA-6843P Schematics Document

Mobile AMD S1G4/ RS880M / SB820M


2010-08-16 Rev. 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS, MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401982
				Date	Wednesday, September 01, 2010
				Sheet	1 of 40

File Name : LA-6843P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS, MB A6843	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPALACE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401982	B
				Date:	Wednesday, September 01, 2010	Sheet 2 of 40



PWWAE LC-Marseille AMD

Voltage Rails

O : ON
X : OFF

State \ power plane				
	+B +3VL +5VL +RTCVCC	+5VALW +3VALW +1.1VALW	+1.5V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +1.05VS +0.75VS +VGA_CORE +VDDNB +CPU_CORE
	S0	0	0	0
	S1	0	0	0
	S3	0	0	X
	S5 S4/AC	0	0	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Platform	CPU	NB	VGA	SB	Comment
Danube	S1G4	RS880M	NA	SB820M	

@ : just reserve , no build
SB820MR1@ : just reserve for SB820MR1 only
R3@ : just reserve for R3 only
CONN@ : just reserve for Connector only
CAM@ : just reserve for WebCam only
BT@ : just reserve for Blue Tooth only
880MR1@: just reserve for 880MR1 only
8105E_VC@: just reserve for 10/100 LAN VC version only
8105E_VB@: just reserve for 10/100 LAN VBversion only

BTO (Build-To-Order) Option Table

Function	Camera					
Description	(C)					
Explain						
BTO	CAM@					

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A2	1 0 1 0 0 0 1 0

EC SM Bus1 address


Device	HEX	Address
Smart Battery	16H	0001 011X b
EC KB926E0		

EC SM Bus2 address

Device	HEX	Address
EMC1032-1 CPU 98H		1001 100X b
EC KB926E0		

SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM I / II	CLK GEN	WLAN	LCD DDC ROM
EC_SMB_CK1 EC_SMB_DA1	KB926	V					
EC_SMB_CK2 EC_SMB_DA2	KB926		V				
I2C_CLK I2C_DATA	RS880M						V
DDC_CLK0 DDC_DATA0	RS880M						
SCL0 SDA0	SB820			V	V		
SCL1 SDA1	SB820					V	




<11> H_CADIP[0..15] H_CADIP[0..15]


<11> H_CADIN[0..15] H_CADIN[0..15]

H_CADOP[0..15] H_CADOP[0..15] <11>








H_CADON[0..15] H_CADON[0..15] <11>




< FAN Control Circuit : Vout = 1.6 x Vset >



Security Classification			Compal Secret Data		Title	
Issued Date	2010-08-25	Deciphered Date	2010-08-25		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401982	Rev B
				Date:	Wednesday, September 01, 2010	Sheet 5 of 40



< Thermal Sensor >



3/30 Change U1 ADM1032 to EMC1402 for cost down

Security Classification				Compal Secret Data				Title			
Issued Date				2010-08-25				Deciphered Date			
2010-08-25				2010-08-25				2010-08-25			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Document Number			
				401982				Rev			
				B				Date: Wednesday, September 01, 2010			
				Sheet				7 of 40			

Under CPU Socket

Between CPU Socket and DIMM

Between CPU Socket and DIMM

Between CPU Socket and DIMM



180PF Q'ty follow the distance between CPU socket and DIMM0, <2.5inch>

Between CPU Socket and DIMM


C56 Co-layout with C75

Figure 10: C1124 Co-layout with C1125

The diagram illustrates the recommended layout for capacitors C1124 and C1125. It shows two rows of components, labeled "Near CPU Socket Right side" and "Near CPU Socket Left side". The components are arranged in a grid, with capacitors C57 through C70 on the right and C76 through C83 on the left. A +1.05VS supply is indicated on the left. A dashed box on the right, titled "C1124 Co-layout with C1125", shows the specific placement of C1124 and C1125 relative to the 380U_DDE_2.5VM and 380U_2.5V_M_R10 components, with a +1.05VS supply and a 380U_DDE_2.5VM component.



Security Classification	Compal Secret Data			CONFIDENTIAL Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS, MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date 401982	Rev B
				Date: Wednesday, September 01, 2010	Sheet 8 of 40




DIMM_A STD H:5.2 mm
<Address: 00>

Security Classification		Compal Secret Data		Title	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Document Number	401982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday, September 01, 2010
				Sheet	9 of 40


Compal Electronics, Inc.

SCHEMATICS, MB A6843


Rev B





DIMM_B STD H:9.2 mm
<Address: 01>




PCIE PORT LIST	
PORT	DEVICE
PCIE - 2	WLAN
PCIE - 3	LAN








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS, MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	401982
				Rev B	
				Date:	Wednesday, September 01, 2010




< RS880 VSYNC mux at CRT_VSYNC pull High to 3K >	< VSYNC : STRAP_DEBUG_BUS_GPIO_ENABLEb > Enables the Test Debug Bus using GPIO. 1 : Disable (RX881, RS880) 0 : Enable (RX881, RS880) PIN: RS880--> VSYNC#
< RS880 use register to control PCI-E configure >	< DFT_GPIO[4:2] : STRAP_PCIE_GPP_CFG[2:0] > These pin straps are used to configure PCI-E GPP mode. 000 : 00001 001 : 00010 010 : 01011 011 : 00100 100 : 01010 101 : 01100 111 : 01011
< RS880 SUS_STAT# >	< SUS_SATA# : LOAD_EEPROM_STRAPS > Selects Loading of STRAPS from EPROM 1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected RS880:SUS_STAT#
< RS880 use HSYNC to enable SIDE PORT (internal pull high) >	< HSYNC : STRAP_DEBUG_BUS_PCIE_ENABLEb > RX881: Enables the Test Debug Bus using PCIE bus 1 : Disable (Can still be enabled using nbcfg register access) 0 : Enable RS880: Enables Side port memory (RS780 use HSYNC#) 1. Disable (RS880) 0 : Enable (RS880)

Security Classification	Compal Secret Data			Title	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	SCHEMATICS,MB A6843	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401982	B
				Date: Wednesday, September 01, 2010	Sheet 15 of 40


< CRT CONNECTOR >



< SYNC SIGNAL >




< Display Data Channel >






Security Classification	Compal Secret Data			Title	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401982	
				Date: Wednesday, September 01, 2010	Sheet 16 of 40

SCHEMATICS, MB A6843


LCD/PANEL BD. Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS,MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401982
				Date	Wednesday, September 01, 2010
				Sheet	17 of 40
				Rev	B



USB PORT LIST	
PORT	DEVICE
USB0	USB0(Right)
USB1	USB1(Right)
USB5	Card Reader
USB8	WLAN
USB9	Int Camera



	GPIO201	GPIO202	GPIO203
Nile-M	High	High	High
Nile-S	High	High	Low
Danube Marseille	Low	Low	Low
Danube Hamburg	Low	Low	High
Danube LC Marseille	Low	Low	High *

	GPI0284	GPI0285
Madison LP	Low	Low
None	Low	High
Park XT	High	Low
M92 XTX	High	High

HDD



<23> SATA_STX_DRX_P0
<23> SATA_STX_DRX_N0
<23> SATA_SRX_C_DTX_N0
<23> SATA_SRX_C_DTX_P0

ODD


<23> SATA_STX_DRX_P1
<23> SATA_STX_DRX_N1
<23> SATA_SRX_C_DTX_N1
<23> SATA_SRX_C_DTX_P1

+1.1VS_SATA
R364 2 1K 0402 1% SATA_CALRP AB14
R365 2 931 0402 1% SATA_CALRN AA14

DO J5
DI E2
CLK K4
CS# K9
ROM_RST# GPIO161 G2C




MEM_1V5 is for gating the glitch on PCI_AD24 2/23 Reserve MEM_1V5 circuit for unsupport DDR-1333



For VDDR Voltage Switch, AMD suggest

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401982	B
				Date: Wednesday, September 01, 2010	Sheet 20 of 40



Security Classification		Compal Secret Data		Title	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Document Number	401982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Rev B
				Date: Wednesday, September 01, 2010	Sheet 21 of 40


Compal Electronics, Inc.

SCHEMATICS, MB A6843

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	Inter CLK Gen Mode Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM (Default)	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	Inter CLK Gen Mode Disable	EC DISABLE	CLOCKGEN DISABLE	L,H = LPC ROM L,L = FWH ROM	
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		




DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function



check default




Compal Electronics, Inc.

SCHEMATICS, MB A6843



SATA HDD Conn.




SATA ODD Conn



USB Port 0 & Port1






Slot#1 Half PCIe Mini Card-WLAN





WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_PWR#	L	H


**If +3V_WLAN is +3VS, please remove DM2








for EMI request




< 2 in 1 Card Reader >




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401982
				Rev B
				Date: Wednesday, September 01, 2010
				Sheet 25 of 40

Codec





EC control EC_MUTE# behavior:
High-state / low-state

Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS,MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401982	
				Date: Wednesday, September 01, 2010	Sheet 26 of 40


Beep sound




Speaker Connector




Ext.MIC/LINE IN JACK



HeadPhone/LINE Out JACK






Ext.MIC/LINE IN JACK




Security Classification		Compal Secret Data		Title	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Document Number	401982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	B
Date:		Wednesday, September 01, 2010		Sheet	27 of 40

for EMI request




to avoid EC entry ENE test mode




7/7 Change WOL_EN from pin 103 to pin 17




7/6 For Power LED PWM function



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function

7/20 PVT reserve C1199, Y5, C1200

For ESD request






7/2 For EC Crystal cost down



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function

7/20 PVT reserve C1199, Y5, C1200

For ESD request





7/2 For EC Crystal cost down



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function


7/20 PVT reserve C1199, Y5, C1200

For ESD request





7/2 For EC Crystal cost down



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function


7/20 PVT reserve C1199, Y5, C1200

For ESD request



7/2 For EC Crystal cost down



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function


7/20 PVT reserve C1199, Y5, C1200

For ESD request





7/2 For EC Crystal cost down



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function


7/20 PVT reserve C1199, Y5, C1200

For ESD request


7/2 For EC Crystal cost down



7/20 PVT reserve C1199, Y5, C1200



For ESD request




7/7 Change WOL_EN from pin 103 to pin 17

7/6 For Power LED PWM function

7/20 PVT reserve C1199, Y5, C1200

For ESD request

7/2 For EC Crystal cost down




7/20 PVT reserve C1199, Y5, C1200



For ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	
3576		401982		SCHEMATICS,MB A6843	
3576		401982		Rev B	
3576		401982		Date: Wednesday, September 01, 2010	
3576		401982		Sheet 28 of 40	


LPC Debug Port Please place the PAD under DDR DIMM.




please close to JKB1		
KSO16	1	2
	C1207	100P_0402_50V8J
KSO17	1	2
	C1208	100P_0402_50V8J
KSO2	1	2
	C1209	100P_0402_50V8J
KSO1	1	2
	C1210	100P_0402_50V8J
KSO0	1	2
	C1211	100P_0402_50V8J
KSO4	1	2
	C1212	100P_0402_50V8J
KSO3	1	2
	C1213	100P_0402_50V8J
KSO5	1	2
	C1214	100P_0402_50V8J
KSO14	1	2
	C1215	100P_0402_50V8J
KSO6	1	2
	C1216	100P_0402_50V8J
KSO7	1	2
	C1217	100P_0402_50V8J
KSO13	1	2
	C1218	100P_0402_50V8J
KSO8	1	2
	C1219	100P_0402_50V8J
KSO9	1	2
	C1220	100P_0402_50V8J
KSO10	1	2
	C1221	100P_0402_50V8J
KSO11	1	2
	C1222	100P_0402_50V8J
KSO12	1	2
	C1223	100P_0402_50V8J
KSO15	1	2
	C1224	100P_0402_50V8J
KS17	1	2
	C1225	100P_0402_50V8J
KS12	1	2
	C1226	100P_0402_50V8J
KS13	1	2
	C1227	100P_0402_50V8J
KS14	1	2
	C1228	100P_0402_50V8J
KS10	1	2
	C1229	100P_0402_50V8J
KS15	1	2
	C1230	100P_0402_50V8J
KS16	1	2
	C1231	100P_0402_50V8J
KS11	1	2
	C1232	100P_0402_50V8J
CAPS_LED#	1	2
	C1233	100P_0402_50V8J
NUM_LED#	1	2
	C1234	100P_0402_50V8J

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS,MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401982
				Date:	Wednesday, September 01, 2010
				Sheet	29 of 40

Power Button




< Power / B Connector >





< Touch / B Connector >

Right Switch




Left Switch



7/13 For ESD request

POWER/SUSPEND LED


Vf=1.9V(typ), 2.4V(max)
If=20mA(max)



7/6 For Power LED PWM function
7/15 Change D67/D70 to 5mA type
7/23 Change R773 from 120 to 510 ohm
7/23 Change Net name from +3VALW to +5VALW


DC IN/ BATT CHARGE

Vf=1.8V(typ), 2.0V(max) for amber
Vf=1.8V(typ), 2.0V(max) for green
If=20mA(max)




7/23 Change R773 from 120 to 510 ohm
7/23 Change Net name from +3VALW to +5VALW
8/6 Add R774 link to BATT_CHG_LOW_LED#
8/6 Change R773 link to BATT_FULL_LED#


Screw Hole



PCB Fedical Mark PAD




ESD reserved



ISPD

PCB




NB R3




7/13 Change P/N to DC30100A400

DC- IN




SB R3




7/21 Change P/N to SA000031WB0

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A6843
				Size Document Number
				401982
				Rev B
				Date: Wednesday, September 01, 2010 Sheet 30 of 40


< +5VALW TO +5VS >




< +1.5V TO +1.5VS >




< +3VALW TO +3VS >




< +1.1VALW TO +1.1VS >





< +1.1VALW TO +NB_CORE >
















< Inversion of SYSON, SUSP#, VLDT_EN, EC_ON >



< Discharge circuit >




DC301001M80



Precharge detector
15.97V/14.84V FOR
ADAPTOR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010-08-25	Deciphered Date	2010-08-25	Title	SCHEMATICS, MB A6843
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401982
				Date:	Wednesday, September 01, 2010
				Sheet	32 of 40
				Rev	8



PH1 under CPU batten side :
 CPU thermal protection at 95 degree C
 Recovery at 56 degree C



$$R_{set} = 3 * R_{tmh}$$


$$R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$$

$$R_{tmh} \text{ at } 95C = 6.64K, R_{tml} \text{ at } 57C = 25.1K$$

$$R_{set} = 3 * 6.64K = 19.92K \Rightarrow 20K$$

$$R_{hyst} = (20K * 25.1K) / (3 * 25.1K - 20K) = 9.078K \Rightarrow 9.09K$$






Vin Detector
High 18.089V
Low 17.44V


CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CC=0.25A~3.6A
 IREF=0.9133*Icharge
 IREF=0.228V~3.29V
 VCHLIM need over 95mV

(UMA) Iin = 2.512 ADP_I
 Vin = 7.57 ADP_V


UMA Iada=0~3.421A(65W) CP=3.15A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=high
 Iada=0~3.947A(75W) CP=3.63A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=low
 CP= 92%*Iada





Ipeak = 16.1A
Imax = 11.3A
F = 315K





Total capacitor 550uF
ESR = 7.5mohm




Ipeak = 9.5A
Imax = 6.65A
F = 315K

Total capacitor 220uF
ESR = 15mohm

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010-08-25				Deciphered Date			
2010-08-25				2010-08-25				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401982				SCHEMATICS, MB A6843			
Date: Wednesday, September 01, 2010				Sheet 36 of 40				Rev B			





PIR (Product Improve Record)

PWAE LA-6843P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/07/20	28	Reserve C1190,Y5,C1200	For design change
2	2010/07/20	28	Reserve R436 for only KB926E0	For design change
	2010/07/20	29	Del R875	For SERIRQ direct connect to H7.7
	2010/07/20	29	Del C588/C589/Y4/R368	For design change
3	2010/07/21	11-15	Change U8 R1 P/N from A12(SA000032WI40) to A13(SA000032WA0)	For SB820 A13 version
	2010/07/21	30	Change U8 R3 P/N from A12(SA000032WI50) to A13(SA000032WB0)	For SB820 A13 version
4	2010/07/23	18	Change D8 from DAN202U to CHN202UPT	For design change
5	2010/07/23	24	Chagne UL4 from LF-H1201P-2 to LFE8456E-R for use 5mA type	For design change
6	2010/07/23	30	Change R768/R773 from 120 to 510 ohm for use 5mA type	For design change
			Change R768.1 pull up from +3VALW to +5VALW for use 5mA type	For design change
			Change R773.1 pull up from +3VALW to +5VALW for use 5mA type	For design change
7	2010/07/23	27	Change JLINE/JEXMIC to FOX JA6331-B39S4-7F	For DFX request
8	2010/07/26	23	Reserve DM2	For +3V_MLAN is +3VS
9	2010/07/26		Add R50	For Intel Rainbow Peak module
	2010/07/26	24	Reserve CL39	For EMI request
10	2010/07/27	28	Change R867 pull up from +3VALW to +3VL	For design change

REVISION CHANGE: 0.2 TO 1.0

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/08/06	29	Change U13 footprint to M25P10-AVMMGT-SOP	For design change
2	2010/08/06	25	Change Net name form V1.8 to +V1.8	For customer request
	2010/08/06	29	Add R774 link to BATT_CHG_LOW_LED#	For customer request
	2010/08/06	29	Change R773 link to BATT_FULL_LED#	For customer request
3	2010/08/06	30	Reserve SW6 Del SW5	For debug phase
	2010/08/09	30	Chagne UL4 from NS681680 to NS681610	For design change
4	2010/08/09	08	Mount C26/C89,Reserve C24,C80	For design change
5	2010/08/16	18	Del R42/C94	For EMI request
	2010/08/16	18	Reserve CC9/RC7	For EMI request
6	2010/08/16	24	Add CL3/CL7 link to +3V_LAN	For EMI request
			Reserve CL38	For EMI request
			Change CL37 from 0.1uF to 120 pF	For EMI request
			Add D13 link to LANGND	For EMI request

Version Change List (P. I. R. List) for Power Circuit

NO DATE	PAGE	MODIFICATION LIST	PURPOSE	Rev.
2010 . 06 . 21 Release				
2010 . 07.25 modification list				
	P 33	PC16 change to SE070104Z80	Defore material EOL	PVT
	P 38	PU12 change to SA000022M80	Before material MP schedule will impact PWWAE MP schedule	PVT
	P 33	Remove PD6 , PD8 @	ESD test fail	PVT
	P 34	Add PC132 , remove PC130 , PC131 , PR69 , PC41 @	For EMI fail	PVT
	P 35	Add PC51 , remove PC49 , PC46 , PC57 , PC58 , PR89 , PR90 @	For EMI fail	PVT
	P 36	Add PC79 , PC91 , PC133 , remove PR100 , PR108 , PC68 , PC77 @	For EMI fail	PVT
	P 38	Remove PR125 , PR139 , PR151 , PC106 , PC111 , PC117 @	For EMI fail	PVT
2010 . 08.10 modification list				
	P 37	Change PU9 , PU11 to SA053310110	UP7711 stop using from now on	Pre-MP
	P 38	Add PC218 , PC219 , PC371	For VCORE Ripple	Pre-MP
	P 32	Add PR8	For Precharge rising current	Pre-MP
	P 32 , P 33	PQ1 , PQ2 , PQ6 change to SB900840003	SB906100210 material delivery had problem	Pre-MP
2010 . 08.16 modification list				
	P 35	Change PU5 to SA000020C80	UPI product stop using	Pre-MP
2010 . 08.17 modification list				
	P 34	Change PU4 to SA00001EP80	SA00003TK00 stop using	Pre-MP
	P 38	Remove PR127 @	To solve +1.1VALW noise	Pre-MP
2010 . 08.23 modification list				
	P 34	Remove PR193 , PQ39 @	For PWWAE MP use 25W CPU	Pre-MP