

Compal Confidential

PBL22 MB Schematic Document


LA-7391P

Rev: 0.2

2011.04.07

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size	Document Number
				Custort	LA-7391P
				Date	Thursday, April 07, 2011
				Sheet	1 of 64
				Rev	0.2

Chief River



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title Chief River-Block Diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-7391P	Rev 0.2
				Date Thursday, April 07, 2011	Sheet 2	of 64

Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.168V	0.250 V	0.362 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

SMBUS Control Table

	SOURCE	MIINI1	BATT	MINI2	EXPRESS CARD	SODIMM	DGPU Internal Thermal sensor	JXDP1 JXDP2
EC SMB CK1 EC_SMB_DA1	KB930	X	V	X	X	X	X	X
EC SMB CK2 EC_SMB_DA2	KB930	X	X	X	X	X	V	X
PCH SMBCLK PCH_SMBDATA	PCH	V	X	V	V	V	X	V
PCH SMLCLK PCH_SMLDATA	PCH	X	X	X	X	X	V	X


CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC
PCI2	Debug Port
PCI3	LPC Debug Port
PCI4	None

PCH	USB PORT#	DESTINATION
	0	USB2/3 (Ext Right Side Up)
	1	ESATA (Ext Right Side Up)
	2	USB2/3 (Ext Left Side Down)
	3	USB2/3 (Ext FPC board)
	4	JMINI1 (WLAN) Bluetooth
	5	JMINI2 (WWAN)
	6	None
	7	None
	8	CAMERA
	9	JUSB3 (Ext Right Side Down)
	10	EXPRESS CARD
	11	JUSB4 (Ext Right Side Down)
	12	None
	13	None

UMA : UMA@/XDP@/UO@
OPTIMUS : XDP@/D@/UO@
DISCRETE : XDP@D@/DIS@


CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	10/100/1G LAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD-1 WLAN	CLKOUTFLEX1	CLK_14M
	CLKOUT_PCIE2	EXPRESS CARD	CLKOUTFLEX2	27M_CLK
	CLKOUT_PCIE3	CARD READER	CLKOUTFLEX3	27M_SSC
	CLKOUT_PCIE4	Light Peak		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		


Symbol Note :




SATA	DESTINATION
SATA0	HDD
SATA1	m-SATA
SATA2	ODD
SATA3	None
SATA4	ESATA
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100/1G LAN
Lane 2	MINI CARD-1 WLAN
Lane 3	EXPRESS CARD
Lane 4	CARD READER
Lane 5	Light Peak
Lane 6	Light Peak
Lane 7	Light Peak
Lane 8	Light Peak












The resistor for HOOK2 should be placed such that the stub is very small on CFG0 net




Place near JXDP1




Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Document Number	LA-7391P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Thursday, April 07, 2011
				Sheet	5 of 64


CFG Straps for Processor




Need PWR add new circuit on 1.05V(refer CRB)




INTEL 12/28 recommend
to add RC120, RC121, RC122, RC123
Please place as close as JCPU1




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following RESETB de assertion 0: PEG Wait for BIOS for training


Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2009/12/01		Deciphered Date		2011/12/31		Title					
								PROCESSOR(4/6) RSVD,CFG					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
								Custom		LA-7391P		0.2	
								Date:		Thursday, April 07, 2011		Sheet 7 of 64	








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	PCH (2/8) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-7391P	0.2
				Date:	Thursday April 07, 2011	Sheet 16 of 64






GPIO19 => BBS_BIT0
GPIO51 => BBS_BIT1









Boot BIOS Strap		
BBS_BIT0	BBS_BIT1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI *

Intel Anti-Theft Technology
NV_ALE High=Enabled
NV_ALE Low=Disable(floating) *

NV_ALE @ RH164 1 2 1K 0402 5%















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	PCH (4/8) PCI, USB, NVRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.2
				Document Number	LA-7391P
				Date	Thursday, April 07, 2011
				Sheet	18 of 64



OPTIMUS_EN# H: Disable optimus
OPTIMUS_EN# L: Enable optimus

On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H: On-Die voltage regulator enable
L: On-Die PLL Voltage Regulator disable



DMI Termination Voltage
NV_CLE# Set to Vcc when HIGH
Set to Vss when LOW



Weak internal
PU, Do not pull low

2.2K 0402 5%
H_SNB_VB# 5


CLOSE TO THE BRANCHING POINT

RH149 and RH150
Follow CRB FAB2 setting

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	PCH (5/8) GPIO, CPU, MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7391P
				Date	Thursday, April 07, 2011
				Sheet	19 of 64



PCH Power Rail Table Refer to CPU EDS R1.5		
Voltage Rail	Voltage	50 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccLVDS	3.3	0.001
VccTX_LVDS	1.8	0.04



POWER

USB

PCI/GPIO/LPC

SATA

MISC

CPU

Security Classification

Issued Date	2009/12/01	Deciphered Date	2011/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.				
Title PCH (7/8) PWR				
Size Custom		Document Number LA-7391P		Rev 0.2
Date:	Thursday, April 07, 2011	Sheet	21 of 64	


UH1H		
H5	VSS[0]	
AA17	VSS[1]	VSS[80] AK38
AA2	VSS[2]	VSS[81] AK4
AA3	VSS[3]	VSS[82] AK42
AA33	VSS[4]	VSS[83] AK46
AA34	VSS[5]	VSS[84] AK8
AB11	VSS[6]	VSS[85] AL16
AB14	VSS[7]	VSS[86] AL17
AB39	VSS[8]	VSS[87] AL19
AB4	VSS[9]	VSS[88] AL2
AB43	VSS[10]	VSS[89] AL21
AB5	VSS[11]	VSS[90] AL23
AB7	VSS[12]	VSS[91] AL26
AC19	VSS[13]	VSS[92] AL27
AC2	VSS[14]	VSS[93] AL31
AC21	VSS[15]	VSS[94] AL33
AC24	VSS[16]	VSS[95] AL34
AC33	VSS[17]	VSS[96] AL48
AC34	VSS[18]	VSS[97] AM11
AD10	VSS[19]	VSS[98] AM14
AD11	VSS[20]	VSS[99] AM36
AD12	VSS[21]	VSS[100] AM39
AD13	VSS[22]	VSS[101] AM43
AD19	VSS[23]	VSS[102] AM45
AD24	VSS[24]	VSS[103] AM46
AD26	VSS[25]	VSS[104] AM7
AD27	VSS[26]	VSS[105] AN2
AD33	VSS[27]	VSS[106] AN29
AD34	VSS[28]	VSS[107] AN3
AD36	VSS[29]	VSS[108] AN31
AD37	VSS[30]	VSS[109] AP12
AD38	VSS[31]	VSS[110] AP19
AD42	VSS[32]	VSS[111] AP28
AD43	VSS[33]	VSS[112] AP30
AD4	VSS[34]	VSS[113] AP32
AD40	VSS[35]	VSS[114] AP38
AD42	VSS[36]	VSS[115] AP4
AD43	VSS[37]	VSS[116] AP42
AD45	VSS[38]	VSS[117] AP46
AD46	VSS[39]	VSS[118] AP8
AE2	VSS[40]	VSS[119] AR2
AE3	VSS[41]	VSS[120] AR48
AE10	VSS[42]	VSS[121] AT11
AE12	VSS[43]	VSS[122] AT13
AD14	VSS[44]	VSS[123] AT18
AE16	VSS[45]	VSS[124] AT22
AE19	VSS[47]	VSS[125] AT26
AE24	VSS[48]	VSS[126] AT28
AE26	VSS[50]	VSS[127] AT30
AE27	VSS[51]	VSS[128] AT32
AE29	VSS[52]	VSS[129] AT34
AE31	VSS[53]	VSS[130] AT39
AE38	VSS[54]	VSS[131] AT42
AF4	VSS[55]	VSS[132] AT46
AF42	VSS[56]	VSS[133] AT7
AF46	VSS[57]	VSS[134] AU24
AF5	VSS[58]	VSS[135] AU30
AF7	VSS[59]	VSS[136] AV16
AF9	VSS[60]	VSS[137] AV20
AG19	VSS[61]	VSS[138] AV24
AG2	VSS[62]	VSS[139] AV30
AG31	VSS[63]	VSS[140] AV38
AG48	VSS[64]	VSS[141] AV4
AH11	VSS[65]	VSS[142] AV43
AH3	VSS[66]	VSS[143] AV8
AH36	VSS[67]	VSS[144] AW14
AH40	VSS[68]	VSS[145] AW18
AH42	VSS[69]	VSS[146] AW2
AH46	VSS[70]	VSS[147] AW22
AH7	VSS[71]	VSS[148] AW26
AJ19	VSS[72]	VSS[149] AW28
AJ21	VSS[73]	VSS[150] AW32
AJ24	VSS[74]	VSS[151] AW34
AJ3	VSS[75]	VSS[152] AW36
AJ34	VSS[76]	VSS[153] AW40
AK12	VSS[77]	VSS[154] AW48
AK3	VSS[78]	VSS[155] AV11
	VSS[79]	VSS[156] AY12
		VSS[157] AY22
		VSS[158] AY28




PANTHER-POINT_FCBGA989

UH1I		
AY4	VSS[159]	VSS[259] H46
AY42	VSS[160]	VSS[260] K18
AY46	VSS[161]	VSS[261] K26
AY8	VSS[162]	VSS[262] K39
B11	VSS[163]	VSS[263] K46
B15	VSS[164]	VSS[264] K7
B19	VSS[165]	VSS[265] L18
B23	VSS[166]	VSS[266] L2
B27	VSS[167]	VSS[267] L20
B31	VSS[168]	VSS[268] L26
B35	VSS[169]	VSS[269] L28
B39	VSS[170]	VSS[270] L36
B7	VSS[171]	VSS[271] L48
F45	VSS[172]	VSS[272] M12
BB12	VSS[173]	VSS[273] P16
BB16	VSS[174]	VSS[274] M18
BB20	VSS[175]	VSS[275] M22
BB22	VSS[176]	VSS[276] M24
BB24	VSS[177]	VSS[277] M30
BB28	VSS[178]	VSS[278] M32
BB30	VSS[179]	VSS[279] M34
BB38	VSS[180]	VSS[280] M38
BB4	VSS[181]	VSS[281] M4
BB46	VSS[182]	VSS[282] M42
BC14	VSS[183]	VSS[283] M46
BC18	VSS[184]	VSS[284] M8
BC2	VSS[185]	VSS[285] N18
BC22	VSS[186]	VSS[286] P20
BC26	VSS[187]	VSS[287] N47
BC32	VSS[188]	VSS[288] P11
BC34	VSS[189]	VSS[289] P18
AN2	VSS[190]	VSS[290] T33
BC40	VSS[191]	VSS[291] P40
BC42	VSS[192]	VSS[292] P43
BC48	VSS[193]	VSS[293] P47
BD46	VSS[194]	VSS[294] P7
BD5	VSS[195]	VSS[295] R2
BE22	VSS[196]	VSS[296] R48
BE26	VSS[197]	VSS[297] T12
BE40	VSS[198]	VSS[298] T31
BE10	VSS[199]	VSS[299] T37
BE12	VSS[200]	VSS[300] T4
BE16	VSS[201]	VSS[301] W34
BE20	VSS[202]	VSS[302] T46
AP8	VSS[203]	VSS[303] T47
BE22	VSS[204]	VSS[304] T8
BE24	VSS[205]	VSS[305] V11
BE26	VSS[206]	VSS[306] V17
BE28	VSS[207]	VSS[307] V26
BD3	VSS[208]	VSS[308] V27
BE30	VSS[209]	VSS[309] V29
BE38	VSS[210]	VSS[310] V31
BE40	VSS[211]	VSS[311] V36
BE4	VSS[212]	VSS[312] V39
BG17	VSS[213]	VSS[313] V43
BG21	VSS[214]	VSS[314] V7
BG33	VSS[215]	VSS[315] W17
BG44	VSS[216]	VSS[316] W19
BG8	VSS[217]	VSS[317] W2
BH11	VSS[218]	VSS[318] W27
BH17	VSS[219]	VSS[319] W48
BH19	VSS[220]	VSS[320] Y12
H10	VSS[221]	VSS[321] Y38
BH27	VSS[222]	VSS[322] Y4
BH31	VSS[223]	VSS[323] Y42
AV30	VSS[224]	VSS[324] Y8
BH35	VSS[225]	VSS[325] BG29
BH39	VSS[226]	VSS[326] N24
BH43	VSS[227]	VSS[327] A33
BH7	VSS[228]	VSS[328] AD47
D3	VSS[229]	VSS[329] B43
D12	VSS[230]	VSS[330] BE10
D16	VSS[231]	VSS[331] BG41
D18	VSS[232]	VSS[332] G14
D22	VSS[233]	VSS[333] H16
D24	VSS[234]	VSS[334] T36
D26	VSS[235]	VSS[335] BG22
D30	VSS[236]	VSS[336] BG24
D32	VSS[237]	VSS[337] C22
D34	VSS[238]	VSS[338] AP13
D38	VSS[239]	VSS[339] M14
D42	VSS[240]	VSS[340] AP3
D8	VSS[241]	VSS[341] AP1
E18	VSS[242]	VSS[342] BE16
E26	VSS[243]	VSS[343] BC16
G18	VSS[244]	VSS[344] BG28
G20	VSS[245]	VSS[345] BJ28
G26	VSS[246]	VSS[346]
G28	VSS[247]	VSS[347]
G36	VSS[248]	VSS[348]
G48	VSS[249]	VSS[349]
H12	VSS[250]	VSS[350]
H18	VSS[251]	VSS[351]
H22	VSS[252]	VSS[352]
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	



PANTHER-POINT_FCBGA989

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2011/12/31	Title	PCH (8/8) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO THE CUSTOMER'S DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7391P
				Date	Thursday, April 07, 2011
				Sheet	22 of 64
				Rev	0.2






Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/05/27				Title			
Deciphered Date				2011/05/11				VGA(2/12)-LVDS/HDMI/DP/THM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								LA-7391P			
								Rev			
								0.2			
								Date: Thursday, April 07, 2011			
								Sheet 25 of 64			





Security Classification		Compal Secret Data		Title	
Issued Date	2010/05/27	Deciphered Date	2011/05/11	VGA(3/12)-VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-7391P	
Date: Thursday, April 07, 2011				Sheet	26 of 64



N12P-GE-A1_BGA973

Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2010/05/27	Deciphered Date	2011/05/11	Title		VGA(5/12)-GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
						LA-7391P	0.2
					Date:	Thursday, April 07, 2011	Sheet
3			2				





N12P-GE-A1_BGA973





Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/05/27	Deciphered Date	2011/05/11		Title VGA(7/12)-MEM Interface C		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number	Rev
						LA-7391P	0.2
					Date:	Thursday, April 07, 2011	Sheet 30 of 64



Memory Partition A - Lower 32 bits



Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..3132..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15



Memory Partition A - Upper 32 bits





Mode E - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition C - Lower 32 bits



Memory Partition C - Upper 32 bits





Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



X76
See below Table

ROM_SO : PL10K
Strap1 : PL35K
Strap0 : PH45K

Hynix	64Mx16 H5TQ1G63DFR-11C SA0000324E0	0010	PD 15K
	128MX16 H5TQ2G63BFR-11C SA00003Y000	0110	PD 35K
Samsung	64MX16 K4W1G1646E-HC11 SA000041T00	0011	PD 20K
	128M16 K4W2G1646C-HC11 SA000047Q00	0111	PD 45K

	DeviceID	ROM_SCLK	STRAP2
N12P-GV1		Pull up 15K	Pull down 45K
N12P-GE		Pull up 15K	Pull down 30K
N12P-GS		Pull up 15K	Pull down 25K

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	256MB (Default)
1	Reserved

USER Straps	
User [3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG [3:0]	
0110	Notebook Default


PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable


SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device
1	VGA Device (Default)


Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2010/05/27	Deciphered Date	2011/05/11		Title VGA(12/12)-MISC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size Custom	Document Number LA-7391P	Rev 0.2
					Date: Thursday, April 07, 2011	Sheet 35	of 64






Close to CRT Connector

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/05/27	Deciphered Date	2011/05/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT	
Size		Document Number		Rev	
		LA-7391P		0.2	
Date		Thursday, April 07, 2011		Sheet	
				37 of 64	










Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/04/26		Deciphered Date		2010/05/28		Title			
								LP to EDP			
Size		Document Number						Rev			
Custom		LA-7391P						0.2			
Date:		Thursday, April 07, 2011		Sheet		41		of		64	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

17	TMDS_B_CLK	1	TMDS_B_CLK	2	1	CV264	HDMI CK+	
17	TMDS_B_CLK#	2	TMDS_B_CLK#	1	0.1U 0402 16V7K	1	CV265	HDMI CK-
17	TMDS_B_DATA0	1	TMDS_B_DATA0	2	1	CV266	HDMI D0+	
17	TMDS_B_DATA0#	2	TMDS_B_DATA0#	1	0.1U 0402 16V7K	1	CV267	HDMI D0-
17	TMDS_B_DATA1	1	TMDS_B_DATA1	2	1	CV268	HDMI D1+	
17	TMDS_B_DATA1#	2	TMDS_B_DATA1#	1	0.1U 0402 16V7K	2	CV269	HDMI D1-
17	TMDS_B_DATA2	1	TMDS_B_DATA2	2	1	CV270	HDMI D2+	
17	TMDS_B_DATA2#	2	TMDS_B_DATA2#	1	0.1U 0402 16V7K	2	CV271	HDMI D2-



5V PULL UP IN CONNECTOR SIDE









Security Classification	Compal Secret Data	Title	HDMI Connector
Issued Date	2009/12/01	Deciphered Date	2011/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		C	LA-7391P
		Date	Thursday, April 07, 2011
		Sheet	44 of 64
		Rev	0.2


Function Board


HeadPhone/LINE Out JACK

Ext.MIC/LINE IN JACK



Security Classification				Compal Secret Data				Title			
Issued Date				Deciphered Date				USB2/USB3/AUDIO			
2009/12/01				2011/12/31				LA-7391P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Thursday, April 07, 2011				Sheet 46 of 64			







WLAN/BT combo

Kill SWITCH


WWAN/m-SATA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2009/12/01		2011/12/31		WLAN/ WWAN/ m-SATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	Rev
				LA-7391P	0.2
				Date: Thursday, April 07, 2011	Sheet 51 of 64



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EAGLE RIDGE (PWR)	
				Size Custom	Document Number LA-7391P
Date: Thursday, April 07, 2011		Sheet 53 of 64		Rev 0.2	



Security Classification	Compal Secret Data					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL				Title		
				Size	Document Number	Rev
				Date:	Sheet	of


need confirm: ME give us battery
connector P/N is DC040000800




+3VLP




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CHARGER	
Size	Document Number	PBL22 LA-7391P M/B			Rev
Date:	Thursday, April 07, 2011	Sheet	57	of	68





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-V1.05SP	
Size	Document Number	Rev		0.1	
Custom	PBL22 LA-7391P M/B	Date:		Thursday, April 07, 2011	
Sheet		61		of 68	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2009/12/01		2010/12/31		PWR-CPU_CORE	
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.		Size Custom		Rev 0.1	
Document Number		PBL22 LA-7391P M/B		Date	
Thursday, April 07, 2011		Sheet 64 of 68			





Power block




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/03	Deciphered Date	2011/08/03	Title	POWER BLOCK DIAGRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				Date	Thursday, April 07, 2011
				Sheet	67 of 68


Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2009/09/15	PWR - PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL21 LA6771P M/B	
Date: Thursday, April 07, 2011				Sheet	68 of 68

MODEL NAME: *Power Sequence Block Diagram*
PCB NAME: *LA-7391P*
REVISION:
DATE: *2011/01/10*



Timing Diagram for G3 or S4-5/M-off (Suspend Well Off) to S0/M0 [non Deep S4/S5 Platform]



Color	Command
Signal Names	Timing of these signals is set by PCH or processor
Signal Names	Timing of these signals should be met by the platform (EC)
Signal Names	Timing of these signals is set by IntelR MVP
Signal Names	Voltage rails or chip-to-chip buses

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
------	--------	-------	------	------------------	-------------------	----------------------	------