

Compal Confidential


QALEA/QALEB Schematics Document

AMD APU Trinity FS1r2 + FCH Hudson-M3 + GPU Seymour XTX/Thames XT

2012-01-16

REV: 0.4

Security Classification	Compal Secret Data			Title		
Issued Date	2011/04/18		Deciphered Date	2015/07/08		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size B	Document Number	Rev
				Date: Monday, January 16, 2012		0.4
				LA-8124P		
				Sheet 1 of 50		



Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+1.5V	1.5V power rail for APU VDDIO and DDR	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.2VS	1.2V (VDDR, VDDP) switched power rail for APU	ON	OFF	OFF
+2.5VS	2.5V for APU VDDA	ON	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VGS	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+1.0VGS	1.0V switched power rail for VGA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS_WLAN	3.3V power rail for WLAN	ON	OFF	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	15H	F75303 (DDR,VRAM,CPUCORE)	1001-101xb	9AH
			SB-TSI	1001-100xb	98H
			Seymour XTX	1000-0010b	82H
			LVDS translator		

FCH SMB0 (FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		
Security ROM		

Stencil Memo

FCH Hudson-M2/3 SATA Port List

SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

Comal PCIE Port List

APU	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	Card Reader
FCH	PCIE0	NC
	PCIE1	NC
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M2/3 USB Port List

USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	USB2.0 Port
Port1	NC
Port2	NC
Port3	NC
Port4	NC
Port5	WLAN
Port6	CMOS
Port7	FP
Port8	BT
Port9	NC
Port10	USB 3.0
Port11	USB 3.0
Port12	USB 3.0
Port13	NC

BOM Structure

UMA@ : UMA only
DIS@ : DIS muxluss
PX40@ : PX4.0 Support
PX50@ : PX5.0 Support
CMOS@ : USB camera

CONN@ : ME components
X76@, H2G@, S2G@ : VRAM

Tha@: Thames VGA
Sey@: Seymour VGA


BOM option and stencil

SDV:
CMOS@/DIS@/PX40@/SEY@ + X76@

PJ201,PJ401,PJ502,PJ503,PJ504,PJ601,PJ603,PJ604,
PJ701,PJ702,PJ703,PJ704,J1,J2301,J2401,J2402,J2403
PJ402,PJ403,PJ501,PJ602,PJ801,PJ802,PJ803,PJ804,PJ805

Power-Up/Down Sequence

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.




Without BACO option :

PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :


PE_GPIO0 : High ->Normal operation (dGPU is not reset on BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)

dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	775mA
PCIE_VDDC	1.0V	OFF	ON	1.1A
VDDR3	3.3V	OFF	ON	60mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	1.2A
VDDC/VDDCI	TBD	OFF	OFF	28






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	dGPU Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8124P
				Date	Monday, January 16, 2012
				Sheet	4 of 50





Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> FS1r2 Display/MISC/HDT	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-8121P
				Date: Monday, January 16, 2012	Sheet 7 of 50 Rev 0.4


Power Name	Consumption
VDD +APU_CORE	60A
VDDNB +APU_CORE_NB	44A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.5A



Demo Board Capacitor

APU_CORE	CORE_NB	CORE_NB_CAP	VDDIO_SUS
22uF x 10	22uF x 2	22uF x 2	(CPU side)
0.22uF x 2	10uF x 1	180pF x 1	22uF x 4
0.01uF x 3	0.22uF x 2		4.7uF x 4
180pF x 2	180pF x 3		0.22uF x 6 +2(split)
			180pF x 1 + 2(split)
VDDP	VDDR	VDDA	VDDIO_SUS
0.22uF x 2	0.22uF x 2	4.7uF x 1	(DIMM x2)
180pF x 2	1nF x 4	0.22uF x 1	100uF x 2
	180pF x 2	3.3nF x 1	0.1uF x 12


Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	FS1r2 PWR/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.4
				LA-8121P	
				Date: Monday, January 16, 2012	Sheet 8 of 50








HPD

SIT, NO.4

Panel PWM





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	FS1r2 Signal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8121P	0.4
				Date:	Monday, January 16, 2012	Sheet 9 of 50



Reverse H:9.2mm




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/04/18		Deciphered Date		2015/07/08		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DDRIT SO-DIMM 2					
						Size		Document Number		Rev	
										1A-8121P	
						Date		Monday, January 16, 2012		Sheet 11 of 50	






Used as GPIO181 or configure as one of the following:
-> 10-KQ 5% pull-down resistor.
-> 10-KQ 5% pull-up resistor to +3.3V_S5.
-> Enabled integrated pull-down/up and left unconnected.

Follow Comal ORB Rework Memo

Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	FCH SATA/SPI/VGA/HWM/SD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.4
Date: Monday, January 16, 2012				LA-8121P	
				Sheet	13 of 50




8/16 AMD confirmed: The FCH already have internal PU resistor and don't need external PU resistor.
Note: need BIOS check: Ensure FCH internal pull-up resistor to +3.3V 5S is disabled to prevent leakage when APU is powered down.






CLKREQ# Not Implemented:
Used as GPIO65, IDLEEXIT#, or left unconnected.

PCIE_RST2 : Reset PCIE device on Hudson2/3




8/16 AMD confirmed: The FCH already have internal PU resistor and don't need external PU resistor.
Note: need BIOS check: Ensure FCH internal pull-up resistor to +3.3V 5S is disabled to prevent leakage when APU is powered down.



CLKREQ# Not Implemented:
Used as GPIO65, IDLEEXIT#, or left unconnected.

GPIO188	GPIO189	GPIO190	Function
0	0	0	PX
0	0	1	Reserved
0	1	0	DISCRET
0	1	1	UMA


U2D



21807-A13-HUDSON-M3_FCBGA656

Security Classification	Compal Secret Data
Issued Date	2011/04/18
Deciphered Date	2015/07/08

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



21807-A13-HUDSON-M3_FCBGA656

Security Classification	Compal Secret Data
Issued Date	2011/04/18
Deciphered Date	2015/07/08

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
FCH SATA/SPI/VGA/HWM/SD	
LA-8121P	Rev 0.4




STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	FCH-VSS/Strap
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8121P
				Date	Monday, January 16, 2012
				Sheet	16 of 50







LVDS Interface




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2011/04/18				2015/07/08				ATI Themes XT_M2_PCIE/LVDS			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C				Document Number			
								1A-8121P			
								Date: Monday, January 16, 2012			
								Sheet 17 of 50			

[illegible]





Security Classification	Compal Secret Data		<i>Compal Electronics, Inc.</i> Title	
Issued Date	2011/04/18	Deciphered Date	ATT Themes XT_M2_PWR/GND Size C Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			New 0.4 LA-8121P	
			Date: Monday, January 16, 2012 Sheet 20 of 50	



For Thames/Whistler/Seymour
while in BACO mode, BIF_VDDC is connected to +1.0V
BIF_VDDC is connected to VDDC in non BACO designs
In BACO designs, switch circuits are required so that
when GPU is operating, BIF_VDDC is connected to VDDC

Depending on the performance requirement
VDDCI and VDDC might require separate regulators with a merge option on PCB
or VDDCI and VDDC can share one common regulator

The Seymour M2 only support channel B (64 bit)



Themes XT	Seymour XT
R1466	POP
R1467	POP
R1468	POP
R1469	POP
R1470	POP
R1471	POP


Place all these components very close to GPU (within 25mm)
and keep all components close to each other
** This basic topology should be used for DRAM_RAT for DDR3/GDDR5

These Capacitors and Resistor values are an example only
The series R and || cap values will depend on the DRAM loads
and will have to be calculated for different Memory,
DRAM loads and board to pass Reset Signal Spec




Security Classification	Compal Secret Data	Document Number	Rev
Issued Date	2011/04/18	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LA-8121P	0.4
Date: Monday, January 16, 2012		Sheet	22 of 50

The Seymour M2 only support channel B (64 bit),
this page unmount all parts







Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> ATI Themes XT_M2_VRAM_A	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number 1A-8121P
					Rev
				Date:	Monday, January 16, 2012 Sheet 23 of 50







The Seymour M2 only support channel B (64 bit)




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/04/18		Deciphered Date		2015/07/08			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				ATI Themes XT M2 VRAM_B					
				Size		Document Number		Rev	
				Date		Monday, January 16, 2012		Sheet 24 of 50	
				LA-8121P					





Part number: SA00004EU10



Vendor Suggest 2011.08.15




Vendor advise reserve it





Security Classification			Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08		Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LA-8121P	Rev 0.4
				Date:	Monday, January 16, 2012	Sheet 25 of 50


LCD POWER CIRCUIT




CMOS







LCD/LED PANEL Conn.






CMOS Camera Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	LVDS CONN/CAMERA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu ment Number	Rev 0.4
				Cus tomer	
				Date: Monday, January 16, 2012	Sheet 26 of 50



ESD Request 2011.08.13




Security Classification	Compal Secret Data			Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.4
				LA-8121P	
				Date: Monday, January 16, 2012	Sheet 27 of 50

Compal Electronics, Inc.



HDMI Connector

LA-8121P



Monday, January 16, 2012



ESD Request 2011.08.13




CRT Connector





AMD check list update
20101110

Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>			
Issued Date		2011/04/18		Deciphered Date		2015/07/08		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CRT Connector			
						Document Number		Rev	
						Custom		0.4	
						Date:		Monday, January 16, 2012	
						Sheet		28 of 50	
						LA-8121P			





CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).
An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).



Combo Jack detect (normal close)




Decoupling CAP




Note.
QALEA 14" => JSPK1 => 4Pin
QALEB 15" => JSPK1 => 6Pin

Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	HD Audio Codec CX20671
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.4
Date: Monday, January 16, 2012				Sheet 29 of 50

SATA HDD Conn.




SATA ODD Conn.





Note.
QALEA 14" => JODD1
QALEB 15" => JODD2

ODD Power Control




APS G-Sensor




Note.
Main Source => C2417 use 10U (SE000005T80)
2nd Source => C2417 use 10K (SD013100280)


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/G-Sensor		
				Size B	Document Number	Rev 0.4
				LA-8124P		
Date: Monday, January 16, 2012				Sheet	30	of 50




Fintek Thermal sensor Placed near by APU_CORE



BT Connector



FAN1 Conn





Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.4
Date: Monday, January 16, 2012				Sheet 32 of 50

Compal Electronics, Inc.

Thermal/FAN/BT


LA-8121P

WLAN Conn




For AOAC assessment
+3VS_WLAN path:
1. +3VS (default)
2. +3VALW
3. +3VALW + Switch


INT_KBD Conn.




Track Point Conn



ESD Request 2011.08.13














Screw Holes




Security Classification	Compal Secret Data		Compal Electronics, Inc. Title TP/KBD/Screw Hole/Debug Size C Document Number LA-8124P	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Rev 0.4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date: Monday, January 16, 2012 Sheet 33 of 50	


USB3.0 Conn *3




LP1



LP2




LP3




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2015/07/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2011/04/18		2015/07/08	
Size		Document Number		Rev	
C		1A-8121P		0.4	
Date		Monday, January 16, 2012		Sheet	
		34		of	
		50			


ON/OFF switch




Power Button Board Conn




USB2.0/Audio Jack SB CONN




Lan Conn




Finger Printer




Card Reader




Debug Conn.




+3VALW TO +3VS




+5VALW TO +5VS




+1.5V to +1.5VS




+1.1VALW to +1.1VS



+3VALW TO +3V




+1.1VALW to +1.1V



+3VALW TO +3V_FCH


Short J2301 for PCH VCCSUS3.3




ADP_ID


AC Adapter	135W	90W	65W
R(K ohm)	0	open	10
ADP_ID(V)	0	3.3	1.65
Detection voltage	<0.33	>2.64	1.32~1.98

Precharge detector
15.97V/14.84V FOR
ADAPTOR



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Custom
				Document Number
				C38-G series Chief River Schematic ^{0.1}
				Date
				Monday, January 16, 2012
				Sheet
				37 of 48






CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A-3A	
IREF=1.016*Icharge	
IREF=0.254V-3.048V	
VCHLIM need over 95mV	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				C38-G series Chief River Schematic
				Rev 0.1
				Date: Monday, January 16, 2012
				Sheet 39 of 48

Note:
Use TPS51125 IC can remove RTC refernece LDO
Use TPS51427 IC must keep RTC refernece LDO




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	C38-G series Chief River Schematic
				Rev	0.1
				Date:	Monday, January 16, 2012
				Sheet	40 of 48






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Size	
2011/04/18				Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	
				0.1	
Date:		Monday, January 16, 2012		Sheet	
				41 of 48	

Compal Electronics, Inc.

+1.1VALWP/+1.5VP




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date		2011/04/18	Deciphered Date	Title	
+1.2VSP/+2.5VSP					
Size		Document Number			Rev 0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:		Monday, January 16, 2012		Sheet 42 of 48	






Security Classification		Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date		Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Monday, January 16, 2012				Sheet	43 of 48

Compal Electronics, Inc.
+0.75VP/+1.8VP



Security Classification	Compal Secret Data		Title	
Issued Date	2011/04/18	Deciphered Date	2015/07/08	Compal Electronics, Inc. CPU COREP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NO PART OF THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Form 0.1
Date		Monday, January 16, 2012		Sheet 45 of 48



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date		Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size AS	Rev 0.1
				Date: Monday, January 16, 2012	Sheet 46 of 48

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					

Phase	Date	No.	BOM	Sch	Layout	Description
FVT	2011/11/14	No.1	V			Page17~24, Modify U1401 P/N From SA000047H00 to SA000047H50 for GPU Version update
	2011/11/14	No.2	V			Page36, Modify R2305 P/N From SD028200280 (20K_0402_5%) to SD028150380 (150K_0402_5%) for Power Consumption & Power Sequence tuning
	2011/11/14	No.3	V			Page36, Modify R2304 P/N From SD028470280 (47K_0402_5%) to SD028470380 (470K_0402_5%) for Power Consumption & Power Sequence tuning
	2011/11/14	No.4	V			Page36, Modify R2315 P/N From SD028750280 (75K_0402_5%) to SD028220380 (220K_0402_5%) for Power Consumption & Power Sequence tuning
	2011/11/14	No.5	V			Page34, Modify R2442-R2459 BOM Structure From POP to @ for EMI Request
	2011/11/14	No.6	V			Page27, Modify R2126-R2133 BOM Structure From POP to @ for EMI Request
	2011/11/14	No.7	V	V	V	Page14, Replace C222-C237 to R216-R231 on all usb port signal for AMD Design checklist update (USB no function issue)
	2011/11/14	No.8	V	V	V	Page19, Add R1461 to connect PKS_FWRDN to RUNPWRON for PX50 Power Enable
	2011/11/14	No.9	V	V		Page30, Modify JODD1 Location to JODD2 for ME BOM Common
	2011/11/14	No.10	V	V	V	Page14, Remove R230-R231 on all usb port signal for AMD Design checklist update (USB no function issue)
	2011/11/15	No.11	V	V	V	Page35, Remove D2415 for ESD Request
	2011/11/21	No.12	V	V	V	Page20, Reserve R2411, C2421 for G Sensor Vendor Suggestion
	2011/11/21	No.13	V	V	V	Page29, Modify JSPK1 Conn From 4Pin to 6Pin & Move R1140 to connect JSPK1 Pin5 For Speaker main stream & retail
	2011/11/21	No.14	V	V	V	Page31, Add J2200, J2201 to improve EC Power Source +3VLP or +3VALW to +3VALW_EC Power Source Option and modify +3VALW Net Name to +3VALW_EC for Lenovo S4 Lid Function
	2011/11/21	No.15	V	V		Page31, Update Borad ID table for PVT Phase
	2011/11/21	No.16	V	V		Page31, Modify R2209 From 8.2K to 18K for PVT BRDID update
	2011/11/21	No.17	V			Page30, C2417 BOM Change from 10U (SE000005T80) to 10K (SD013100280) for G Sensor Vendor Suggestion
	2011/11/21	No.18	V	V	V	Page36, Add R2321, R2322, C2317, C2318, C2319, Q2313, Q2314 for +3V_FCH Power Control
	2011/11/21	No.19	V	V	V	Page31, U2200 Pin70 Add FCH_FWR_EN# for +3V_FCH Power Control
	2011/11/22	No.20	V	V	V	Page35, Add R2481 Pull up to +3VLP & Reserve R2482 Pull up to +3VALW for Lenovo S4 LID Function
	2011/11/22	No.21	V			Page18, Y1400 P/N From SJ10000DY00 to SJ10000CV00 for BOM Change
	2011/11/22	No.22	V			Page12, X1 P/N From SJ10000EL00 to SJ10000CX00 for BOM Change
	2011/11/22	No.23	V	V	V	Page25, Modify R2117 connect to TL_DATA & R2116 connect to TL_CLK, Two signals connect to R2177, R2178 pull up to +3VS for LVDS Translator EEPROM Reserve
	2011/11/22	No.24	V	V	V	Page31, Modify U2200 Pin86 EAPD to TL_DATA & Add U2200 Pin85 TL_CLK for LVDS Translator EEPROM Reserve Function
	2011/11/22	No.25	V	V	V	Page31, Add U2200 Pin26 EAPD_R for LVDS Translator EEPROM Reserve Function
	2011/11/22	No.26	V	V	V	Page31, Add R2223 & R2224 to option EAPD GPIO Output singal from Pin26 (EAPD_R) or Pin86 (TL_DATA) for LVDS Translator EEPROM Reserve Function
	2011/11/23	No.27	V	V	V	Page14, Del R216-R229 for USB2.0 Signals tuning/circuit remove
	2011/11/23	No.28	V	V	V	Page14, Reserve R230-R234 & C222-C226 with USB2.0 N signals port 0,6,10,11,12 for AMD Suggestion
	2011/11/24	No.29	V	V	V	Page36, Del R2321, R2322, C2317, C2318, C2319, Q2313, Q2314 for +3V_FCH Power Control
	2011/11/24	No.30	V	V	V	Page31, U2200 Pin70 Del FCH_FWR_EN# for +3V_FCH Power Control
	2011/11/24	No.31	V	V	V	Page31, U2200 Pin127 Add VSB_ON & Reserve R2226 for +VSB Power Control
	2011/11/25	No.32	V	V		Page35, Add H18 for ME Drawing lose
	2011/11/25	No.33	V	V	V	Page31, Modify R2217, R2218 Power Source from +3VS to +3VALW for +3VGS Power Leakage issue
	2011/11/25	No.34	V	V	V	Page18, Install Q1400, R1427, R1428 & Remove R1433, R1435 for +3VGS Power Leakage issue
	2011/11/25	No.35	V	V	V	Page31, Del R2226 for VSB_ON resistor double reserve
	2011/11/26	No.36	V	V	V	Page31, Add R2226, R2227 Pull up to +3VS & Reserve R2217, R2218 pull up to +3VALW for SMBUS Leakage issue
	2011/11/28	No.37	V	V	V	Page7, Del R65, R69 & Reserve R45 & R45 with APU_SID & APU_SIC By Pass APU_SID_R & APU_SIC_R for SMBUS Power Leakage Issue
	2011/11/28	No.38	V	V	V	Page31, Reserve C2219, C2210 to +3VALW For SMBUS2 AC Decoupling
	2011/11/28	No.39	V	V	V	Page31, Del C2213, C2214 & Modify R2226, R2227 BOM Structure to @ & R2217, R2218 to POP For SMBUS Power Leakage issue
	2011/11/29	No.40	V			Page7, Modify R45, R48 BOM Structure to POP & Q9 to @ For SMBUS Power Leakage issue
	2011/11/29	No.41	V			Page36, Modify R2309 P/N from SD028750180(7.5K) to SD028150380(150K) for Power Sequence tuneing
	2011/11/29	No.42	V			Page36, Modify C2316 P/N from SE042104K80(0.1U) to SE080105K80(1U) for Power Sequence tuneing
	2011/11/29	No.43	V			Page19, Modify R1450 P/N from SD028150380(130K) to SD028150380(130K) for Power Sequence tuneing
	2011/11/29	No.44	V			Page19, Modify C1470 P/N from SE042104K80(0.1U) to SE080105K80(1U) for Power Sequence tuneing
	2011/11/29	No.45	V			Page13, Modify U4 P/N from SA000041P00(MXIC) to SA00003K800(Winbond) for ROM Part Issue
	2011/11/30	No.46	V			Page19, Modify C1470 P/N from SE080105K80(1U) to SE042104K80(0.1U) for Power Sequence tuneing
	2011/11/30	No.47	V			Page19, Modify R1450 P/N from SD028150380(130K) to SD028200280(20K) for Power Sequence tuneing
	2011/11/30	No.48	V			Page19, Modify R1449 P/N from SD028200280(20K) to SD028330380(330K) for Power Sequence tuneing
	2011/11/30	No.49	V			Page35, unmount R2481 and mount R2482 for LID SW function reserved
	2011/12/02	No.50	V			Page12, Modify C129 P/N from SE071150J80 (15P) to SE071220J80 (22P) For Crystal Clock Tuneing
	2011/12/02	No.51	V			Page12, Modify C130 P/N from SE071150J80 (15P) to SE071270J80 (27P) For Crystal Clock Tuneing
	2011/12/02	No.52	V			Page12, Modify C131, C134 P/N from SE071270J80 (27P) to SE071330J80 (33P) For Crystal Clock Tuneing
	2011/12/02	No.53	V			Page18, Modify C1445, C1446 P/N from SE071200J80 (12P) to SE071200JN0 (20P) For Crystal Clock Tuneing
	2011/12/05	No.54	V			Page26, Modify C2144, C2145 BOM Structure to @ for DMIC no function issue
	MEMO	2011/12/09	No.55	V		
2011/12/09		power				power schematics 20110208.dsn

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2011/03/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EE modify list	
Size	Document Number			Rev	
Custom	LA-7121P			0.4	
Date:	Monday, January 16, 2012	Sheet	49	of	50

Phase	Date	No.	BOM	Sch	Layout	Description
SIT	2012/01/03	No.1	V	V	V	Page31, Add R2228 connect from MAINPWON_R to MAINPWON for Power Circuit update
	2012/01/03	No.2	V	V	V	Page31, Modify R2236 BOM Structure from POP to 0 for +3VS Power Leakage Issue
	2012/01/04	No.3	V	V	V	Page7, delete Q9, short and remove 0 ohm: R45&R48
	2012/01/04	No.4	V	V	V	Page7,9,13, short and remove R64&R68, change Page13 net name ML_VGA_HPD, change page7 net name LVDS_HPD
	2012/01/04	No.5	V	V	V	Page15, Modify +VDDCR_11V_USB power source from +1.1VALW to +1.1V_FCH for reduce power consumption
	2012/01/04	No.6	V	V	V	Page15, Modify +VDDAN_11_SSUSB & +VDDCR_11_SSUSB power source from +1.1VALW to +1.1V_FCH for reduce power consumption
	2012/01/04	No.7	V	V	V	Page15, Modify +VDDIO_33_S power source from +3V_FCH to +3VALW for reduce power consumption
	2012/01/04	No.8	V	V	V	Page15, Modify +VDDXL_3.3V power source from +3V_FCH to +3VALW for reduce power consumption
	2012/01/04	No.9	V	V	V	Page15, Modify +VDDPL_11SYS_S power source from +1.1VALW to +1.1V_FCH for reduce power consumption
	2012/01/04	No.10	V	V	V	Page15, Modify +VDDAN_33_HNM power source from +3VALW to +3V_FCH for reduce power consumption
	2012/01/04	No.11	V	V	V	Page314, R2318, R2320, Q2311 BOM Structure from POP to 0 for Common Circuit with Intel
	2012/01/04	No.12	V	V	V	Page314, R2318, R2320, Q2311 BOM Structure from POP to 0 for Common Circuit with Intel
	2012/01/04	No.13	V	V	V	Page36, Add Q2313, Q2314, U2304, C2309, C2312, C2321, R2323, R2310, R2324 to +3VALW to +3V_FCH Circuit (Reduce Power Consumption)
	2012/01/04	No.14	V	V	V	Page36, Add Q2316, Q2309, U2303, C2317, C2320, C2318, C2319, R2322, R2317 for +1.1VALW to +1.1V_FCH Circuit (Reduce Power Consumption)
	2012/01/04	No.15	V	V	V	Page14, Remove R476 & R488 for component part reduce
	2012/01/04	No.16	V	V	V	Page32, Remove R207 for component part reduce
	2012/01/04	No.17	V	V	V	Page32, Remove R471 & R472 for component part reduce
	2012/01/04	No.18	V	V	V	Page29, Remove R1106, R1107, R1119, R1134, R1109 for component part reduce
	2012/01/04	No.19	V	V	V	Page35, Remove R2465, R2466 for component part reduce
	2012/01/04	No.20	V	V	V	Page33, Reserve R2485 & R2485 to connect EC_SMB_CK2 & EC_SMB_DA2 for Lenovo Multi-touch function
	2012/01/04	No.21	V	V	V	Page14, Remove R2209 from POP to 0 for Internal Pull High Solution
	2012/01/04	No.22	V	V	V	Page26, Del R2176 to connect to EC_INVFWM for common QILEX
	2012/01/05	No.23	V	V	V	Page14, Add R146 & R148 for component part reduce
	2012/01/05	No.24	V	V	V	Page36, Modify +3V_FCH netname for +3V_FCH for component part reduce
	2012/01/05	No.25	V	V	V	Page36, Modify +1.1V_FCH netname to +1.1VS_FCH for component part reduce
	2012/01/05	No.26	V	V	V	Page15, Modify +VDDAN_11_USB_S power source from +1.1V_FCH to +1.1VS_FCH for reduce power consumption
	2012/01/05	No.27	V	V	V	Page15, Modify +VDDCR_11V_USB power source from +1.1V_FCH to +1.1VS_FCH for reduce power consumption
	2012/01/05	No.28	V	V	V	Page15, Modify +VDDAN_11_SSUSB & +VDDCR_11_SSUSB power source from +1.1V_FCH to +1.1VS_FCH for reduce power consumption
	2012/01/05	No.29	V	V	V	Page15, Modify +VDDIO_33_S power source from +3VALW to +3VS_FCH for reduce power consumption
	2012/01/05	No.30	V	V	V	Page15, Modify +VDDXL_3.3V power source from +3VALW to +3VS_FCH for reduce power consumption
	2012/01/05	No.31	V	V	V	Page15, Modify +VDDPL_11SYS_S power source from +1.1V_FCH to +1.1VS_FCH for reduce power consumption
	2012/01/05	No.32	V	V	V	Page15, Modify +VDDAN_33_HNM power source from +3VALW to +3V_FCH for reduce power consumption
	2012/01/05	No.33	V	V	V	Page29, Remove R1108, R1135, R1110, C1127 for component part reduce
	2012/01/05	No.34	V	V	V	Page31, Remove Pin25 EC_INVF_PWM for Circuit Common
	2012/01/05	No.35	V	V	V	Page31, Modify EC_U2200 I1Pin from +3VALW_EC to +3VLP for S4 LID Function (common QILEX)
	2012/01/05	No.36	V	V	V	Page15, Modify +3V_FCH netname for +3V_FCH for component part reduce
	2012/01/05	No.37	V	V	V	Page15, Modify +VDDAN_33_USB power source from +3VS_FCH to +3V_FCH for reduce power consumption
	2012/01/05	No.38	V	V	V	Page15, Modify +VDDPL_33_SSUSB_S power source from +3VS_FCH to +3V_FCH for reduce power consumption
	2012/01/05	No.39	V	V	V	Page15, Modify +VDDPL_33_USB_S power source from +3VS_FCH to +3V_FCH for reduce power consumption
	2012/01/05	No.40	V	V	V	Page15, Modify +VDDIO_33_S power source from +3V_FCH to +3VALW for reduce power consumption
	2012/01/05	No.41	V	V	V	Page15, Modify +VDDAN_33_HNM power source from +3V_FCH to +3VALW for reduce power consumption
	2012/01/05	No.42	V	V	V	Page36, Add U2303 from +1.1VALW to +1.1V_FCH for reduce power consumption
	2012/01/05	No.43	V	V	V	Page36, Modify U2304 Power source from +3V_FCH to +3V for reduce power consumption
	2012/01/05	No.44	V	V	V	Page36, Add U2303 from +3VALW to +3V for reduce power consumption
	2012/01/05	No.45	V	V	V	Page36, Modify U2303 Power source from +1.1V_FCH to +1.1V for reduce power consumption
	2012/01/05	No.46	V	V	V	Page36, Modify J2302 From +1.1V_FCH to +1.1V for reduce power consumption
	2012/01/05	No.47	V	V	V	Page15, Modify +VDDAN_11_USB_S power source from +1.1V_FCH to +1.1V for reduce power consumption
	2012/01/05	No.48	V	V	V	Page15, Modify +VDDCR_11V_USB power source from +1.1V_FCH to +1.1V for reduce power consumption
	2012/01/05	No.49	V	V	V	Page15, Modify +VDDAN_11_SSUSB & +VDDCR_11_SSUSB power source from +1.1V_FCH to +1.1V for reduce power consumption
	2012/01/05	No.50	V	V	V	Page15, Modify +VDDPL_11SYS_S power source from +1.1V_FCH to +1.1V for reduce power consumption
	2012/01/05	No.51	V	V	V	Page15, Modify +VDDAN_33_USB power source from +3V_FCH to +3V for reduce power consumption
	2012/01/05	No.52	V	V	V	Page15, Modify +VDDPL_33_SSUSB_S power source from +3V_FCH to +3V for reduce power consumption
	2012/01/05	No.53	V	V	V	Page15, Modify +VDDPL_33_USB_S power source from +3V_FCH to +3V for reduce power consumption
	2012/01/05	No.54	V	V	V	Page15, Modify +VDDIO_33_S power source from +3VALW to +3V_FCH for reduce power consumption
	2012/01/05	No.55	V	V	V	Page15, Modify +VDDAN_33_HNM power source from +3VALW to +3V_FCH for reduce power consumption
	2012/01/06	No.56	V	V	V	Page15, Modify +VDDXL_3.3V power source from +3V_FCH to +3V for reduce power consumption
	2012/01/09	No.57	V	V	V	Page33, Add R2493, R2492, R2491, R2494, Q2403, Q2400, C2494, C2493 for AOAC Power Circuit
	2012/01/09	No.58	V	V	V	Page31, U2200 add netname FCH_PWR_EN# on Pin70 for +3V & +1.1V Power Control
	2012/01/09	No.59	V	V	V	Page36, Add R2325 from FCH_PWR_EN# to FCH_PWR_EN# for +3V & +1.1V Power Control
	2012/01/09	No.60	V	V	V	Page36, Add FCH_PWR_EN#_R on Q2313.2, Q2314.2, Q2316.2, Q2309.2 for +3V & +1.1V Power Control Enable Option
	2012/01/09	No.61	V	V	V	Page33, Modify JMINI1 pin1 from FCH_PCIE_WAKE# to WLAN_WAKE# for AOAC Function
	2012/01/09	No.62	V	V	V	Page31, Modify U2200 Pin26 from EAPD_R to WLAN_WAKE# for AOAC Function
	2012/01/09	No.63	V	V	V	Page31, Add U2200 NC to EAPD_R for Audio Function
	2012/01/09	No.64	V	V	V	Page31, Add U2200 Pin91 from NC to AOAC_WLAN for AOAC Function
	2012/01/10	No.65	V	V	V	Page31, Modify U2200 Pin19 net name from ODD_DA# to WL_OFF_EC# for Circuit common with Intel
	2012/01/10	No.66	V	V	V	Page30, Del R2435 for component reduce
	2012/01/10	No.67	V	V	V	Page33, Add R2496 & reserve R2495 for RF_OFF# source option
	2012/01/10	No.68	V	V	V	Page33, Modify JMINI1 Pin20 net name from WL_OFF# to RF_OFF# for Circuit common with Intel
	2012/01/10	No.69	V	V	V	Page31, Modify R2205 BOM Structure to 0 for Common Circuit with Intel
	2012/01/10	No.70	V	V	V	Page31, Modify R2232, R2230 from 10K to 100K & Modify R2202, R2230, R2232 pull up from +3VALW_EC to +3VALW for Common Circuit with Intel
	2012/01/11	No.71	V	V	V	Page31, Modify L2200.1 Power Source from +3VALW to +3VALW_EC for EC_AVCC Power Leakage Issue
	2012/01/11	No.72	V	V	V	Page31, BRDID Table update for SIT Build
	2012/01/11	No.73	V	V	V	Page31, Modify R2209 From 18K to 33K for FVT BRDID update
	2012/01/11	No.74	V	V	V	Page26, Modify R2166 P/N from SD028330080 (33ohm) to SD034499180 (4.99K) for logo led brightness fine tune
	2012/01/11	No.75	V	V	V	Page35, Remove R2469 for logo led brightness fine tune
MEMO	2012/01/11	No.76	V	V	V	Page18, Modify C1445, C1446 P/N from SE071200JN0 to SE071200J80 for FVT SMT Memo
	2012/01/11	No.77	V	V	V	Page36, Modify C2316 P/N from SE080105K80 to SE0000069L0 for FVT SMT Memo
	2012/01/11	No.78	V	V	V	Page26, Add C2144, C2145 P/N SE071220J80 (22P) for FVT SMT Memo
	2012/01/11	No.79	V	V	V	Page36, Add Q2317 to Replace U2303 for +1.1V Power Mos layout space not enough issue
	2012/01/11	No.80	V	V	V	Page36, Add Q2318 to Replace U2304 for +3V Power Mos layout space not enough issue
	2012/01/11	No.81	V	V	V	Page29, Modify R1102, R1104, R1105 BOM Structure to 0 for Vendor suggestion
	2012/01/12	No.82	V	V	V	Page36, Modify R2323.1 & R2322.1 from +VSB to +3VALW for VGS over spec issue
	2012/01/12	No.83	V	V	V	Page36, Modify Q2317 & Q2318 P/N: from SB00000LQ00 to SB923050030 for VGS over spec issue
	2012/01/12	No.84	V	V	V	Page31,35 Modify U2200 Pin70 Net name from FCH_PWR_EN# to FCH_PWR_EN for +3V & +1.1V power control solution change
	2012/01/12	No.85	V	V	V	Page36, Modify R2325 to POP from FCH_PWR_EN to FCH_PWR_EN_R for +3V & +1.1V Power Control
	2012/01/12	No.86	V	V	V	Page36, Delete R2314, R2318, R2320, Q2311 for Reduce Power Consumption
	2012/01/16	No.87	V	V	V	Page31, Modify R2230 BOM Structure from POP to 0 for double pull up error
	2012/01/16	No.88	V	V	V	Page31, Modify R2208 BOM Structure from POP to 0 for internal pull high solution
	2012/01/16	No.89	V	V	V	Page36, Modify Q2313, Q2314, U2304, C2309, C2312, C2321, R2323, R2310, R2324 to 0 for +3VALW to +3V_FCH Circuit (Reduce Power Consumption)
	2012/01/16	No.90	V	V	V	Page36, Modify Q2316, Q2309, U2303, C2317, C2320, C2318, C2319, R2322, R2317 to 0 for +1.1VALW to +1.1V_FCH Circuit (Reduce Power Consumption)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2011/03/04	Title	EE modify list
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-7121P
				Date	Monday, January 16, 2012
				Sheet	50 of 50