


PCA70/61

Sugar Bay


LA-7521P REV 0.2 Schematic
LA-7522P REV 0.1

Intel Processor(Sandy Bridge) / PCH(Cougar Point)
Tuesday, April 12, 2011 Rev 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/10/1	Deciphered Date	2011/11/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		Cover Page	
		Size	Document Number		Rev
		Custom	PCA70 LA-7521P M/B		0.1
Date:		Tuesday, April 12, 2011		Sheet	1 of 64



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram		
				Size	Document Number	Rev
					PCA70 LA-7521P M/B	0.1
Date: Tuesday, April 12, 2011				Sheet 2 of 64		



Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
B+	AC power rail for power circuit.	NA	NA	NA
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+GFX_CORE	Graphics voltage for CPU	ON	OFF	OFF
+VCCSA	System Agent core voltage for CPU	ON	OFF	OFF
+1.05VS_VCCIO	1.05V power rail for CPU	ON	OFF	OFF
+1.05VS_VPCH	1.05V power rail for PCH	ON	OFF	OFF
+0.75VS	0.75V power rail for DDR terminator	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail once AC plug in	ON	ON	ON
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+3V_SCA	3.3V switched power rail for scaler	ON	NA	NA
+1.2V_SCA	1.2V switched power rail for scaler	ON	NA	NA
+1.2V_USB	1.2V power rail for USB3.0	ON	OFF	OFF
+5VALW	5V always on power rail once AC plug in	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+LCDVDD	5V switched power rail for panel	ON	NA	NA
+RTCVCC	RTC power	ON	ON	ON
+3VGS	3.3V power rail for GPU	ON	OFF	OFF
+VGA_CORE	Graphics power rail for GPU	ON	OFF	OFF
+1.05VGS	1.05VS switched power rail for GPU	ON	OFF	OFF
+1.5VGS	1.5VS power rail for GPU and VRAM	ON	OFF	OFF
+12VALW	12V always on power rail once AC plug in	ON	NA	NA
+12VS	5V switched power rail	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR(JDDR2)		1010 000X b
+3VS	DDR(JDDR1)		1010 010X b

PCH SML1 Bus Address

Power	Device	HEX	Address
	VGA Ext. thermal sensor		1001_1010b
	VGA Int. thermal sensor (defaulta)		1001_1110b

EC SM Bus2 Address

Power	Device	HEX	Address
	Scaler		0000_0101b

Board ID	Rb	V _{min}	V _{typ}	V _{max}	EC AD3
0	0	0 V	0 V	0.155 V	0x00 - 0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D - 0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D - 0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31 - 0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A - 0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A - 0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F - 0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC - 0xFF

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+VS
Full ON		HIGH	HIGH	HIGH	ON	ON
S1(Power On Suspend)		HIGH	HIGH	HIGH	ON	ON
S3(Suspend to RAM)		LOW	HIGH	HIGH	ON	OFF
S4(Suspend to Disk)		LOW	LOW	HIGH	ON	OFF
S5(Soft OFF)		LOW	LOW	LOW	OFF	OFF

USB Port Table

USB 2.0	USB 1.1	Port	Device
EHCI0	UHCI0	0	Co-lay w/USB30 PORT0
		1	Co-lay w/USB30 PORT1
		2	Touch Screen
		3	Web Camera
	UHCI2	4	eSATA+USB Conn
		5	USB Conn 6
		6	Disabled on H61
EHCI2	UHCI3	7	Disabled on H61
		8	USB Conn 4
		9	USB Conn 3
	UHCI4	10	Mini Card(TV Tuner)
		11	Blue Tooth
	UHCI5	12	Disabled on H61
		13	Disabled on H61

SATA Port Table

Port	Device
6G	0 HDD
	1 ODD
3G	2 Disabled on H61
	3 Disabled on H61
	4 eSATA+USB Conn
	5 NC

BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	0.2
2	
3	
4	

PCIE Port Table

Port	Device
1	NC
2	USB30
3	WLAN
4	TV
5	Card reader
6	LAN
7	Disabled on H61
8	Disabled on H61

BOM Structure Table

BTO Item	BOM Structure
ME components	CONN@
VGA-N12P-GS	GS@
VGA-N12P-GV	GV@
UMA Only	UMA@
DISCRETE ONLY	DIS@
USB30	USB30@
No USB30 SKU	USB20@
D-sub IN	VGAIN@
HDMI IN	HDMIIN@
HDMI OUT	HDMIO@
HDMI OUT from DIS	HDMIOD@
HDMI OUT from UMA	HDMIU@
VGA w/o Senergy	DISO@
BCAS	TV@
VRAM select	X76@
VRAM 1G Hynix X7630488L01	X76_HY1G@
VRAM 1G Samsung X7630488L02	X76_SAM1G@
SKU IO Select	GPI069_H@
	GPI069_L@
	GPI070_H@
	GPI070_L@
	GPI071_H@
Unpop	@
	LA-7521P 6 Layer PCB 6LOCB@
	LA-7522P 8 Layer PCB 8LPCB@

SKU ID(Project) Table





Project ID2	Project ID1	Project ID0	Project ID	SKU	
(GPI069)	(GPI070)	(GPI071)			
0	0	0	PCA70	UMA USB30 w/o HDMI 4319D588L03	UMA@ USB30@ 8LPCB@ GPI069_L@ GPI070_L@ GPI071_L@
0	0	1		DIS-Hynix USB30 w/ HDMI 4319D588L04	GS@ DIS@ USB30@ VGAIN@ HDMIO@ HDMIOD@ DISO@ HDMIIN@ 8LPCB@ X76_HY1G@ GPI069_L@ GPI070_L@ GPI071_H@
0	1	0		UMA USB30 w/ HDMI 4319D588L05	UMA@ USB30@ VGAIN@ HDMIO@ HDMIOU@ DEBUG@ HDMIN@ 8LPCB@ GPI069_L@ GPI070_H@ GPI071_L@
0	1	1	PCA61	DIS-Hynix USB30 w/ HDMI 4319D588L11	GV@ DIS@ USB30@ VGAIN@ HDMIO@ HDMIOD@ DISO@ HDMIIN@ 6LOCB@ GPI069_L@ GPI070_H@ GPI071_H@
1	0	0		UMA USB20 w/ HDMI 4319D588L12	UMA@ USB20@ VGAIN@ HDMIO@ HDMIOU@ DEBUG@ HDMIN@ 6LOCB@ GPI069_H@ GPI070_L@ GPI071_L@
1	0	1			
1	1	0			
1	1	1			

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/10/1	Deciphered Date	2011/11/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Notes List		
					Size	Document Number	Rev
					Custom	PCA70 LA-7521P M/B	0.1
Date:		Tuesday, April 12, 2011		Sheet	4	of 64	


PECI 10mil spacing and Max Length < 15"

R12 follow CDB R42PR add 0ohm serial resistor



R14 follow CDB R34PR add 0ohm serial resistor



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge_JTAG/XDP/FAN	
Size	Custom	Document Number	PCA70 LA-7521P M/B	Rev	0.1
Date:	Tuesday, April 12, 2011	Sheet	5	of	64




PCI EXPRESS* - GRAPHICS




PEG_ICOMPI and RCOMPO signals should be shorted and routed with
- max length = 500 mils
- typical impedance = 43 m ohm (4 mils/15mils)
PEG_ICOMPO signals should be routed with
- max length = 500 mils
- typical impedance = 14.5 m ohm (12 mils/15mils)

SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLETRACE TO R?
ROUTE B5 TO R? AS A SEPERATE TRACE

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIE Gen3 (8GT/s)





POWER
76A (Quad Core 65W)

- +CPU_CORE
- JCPU1F
- A12 VCC1
A13 VCC2
A14 VCC3
A15 VCC4
A16 VCC5
A18 VCC6
A24 VCC7
A25 VCC8
A27 VCC9
A28 VCC10
B15 VCC11
B16 VCC12
B18 VCC13
B24 VCC14
B25 VCC15
B27 VCC16
B28 VCC17
B30 VCC18
B31 VCC19
B33 VCC20
B34 VCC21
C15 VCC22
C18 VCC23
C19 VCC24
C21 VCC25
C22 VCC26
C27 VCC27
C28 VCC28
C29 VCC29
C30 VCC30
C31 VCC31
C32 VCC32
C33 VCC33
C34 VCC34
C36 VCC35
D13 VCC36
D14 VCC37
D15 VCC38
D16 VCC39
D18 VCC40
D19 VCC41
D21 VCC42
D22 VCC43
D24 VCC44
D25 VCC45
D27 VCC46
D28 VCC47
D30 VCC48
D31 VCC49
D33 VCC50
D34 VCC51
D35 VCC52
D36 VCC53
E15 VCC54
E16 VCC55
E18 VCC56
E19 VCC57
E21 VCC58
E22 VCC59
E24 VCC60
E25 VCC61
E27 VCC62
E28 VCC63
E29 VCC64
E30 VCC65
E31 VCC66
E33 VCC67
E34 VCC68
E35 VCC69
F15 VCC70
F18 VCC71
F19 VCC72
F21 VCC73
F22 VCC74
F24 VCC75
F25 VCC76
F27 VCC77
F28 VCC78
F30 VCC79
F31 VCC80
F32 VCC81
F33 VCC82
F34 VCC83
G15 VCC84
G16 VCC85
G18 VCC86
G19 VCC87
G21 VCC88
G22 VCC89
G24 VCC90
G25 VCC91
G27 VCC92
G28 VCC93
G30 VCC94
G31 VCC95
G32 VCC96
G33 VCC97
H13 VCC98
H14 VCC99
H15 VCC100
H16 VCC101
H18 VCC102
H19 VCC103
H21 VCC104
H22 VCC105
H24 VCC106
H25 VCC107
H27 VCC108
H28 VCC109
H30 VCC110
H31 VCC111
H32 VCC112
H33 VCC113
H34 VCC114
H35 VCC115
H36 VCC116
H37 VCC117
H38 VCC118
H39 VCC119
H40 VCC120

PEG AND DDR

SVID






SENSE LINES

VSS_SENSE_VCCIO

8.5A

- VCCIO1 A11
VCCIO2 A7
VCCIO3 AA3
VCCIO4 AB8
VCCIO5 AF8
VCCIO6 AG33
VCCIO7 AJ16
VCCIO8 AJ17
VCCIO9 AJ26
VCCIO10 AJ28
VCCIO11 AJ32
VCCIO12 AK15
VCCIO13 AK17
VCCIO14 AK19
VCCIO15 AK21
VCCIO16 AK23
VCCIO17 AK27
VCCIO18 AK29
VCCIO19 AK30
VCCIO20 B9
VCCIO21 D10
VCCIO22 DE
VCCIO23 E3
VCCIO24 E4
VCCIO25 G3
VCCIO26 G4
VCCIO27 J3
VCCIO28 J4
VCCIO29 J7
VCCIO30 J8
VCCIO31 L3
VCCIO32 L4
VCCIO33 L7
VCCIO34 M13
VCCIO35 N3
VCCIO36 N4
VCCIO37 N7
VCCIO38 R3
VCCIO39 R4
VCCIO40 R7
VCCIO41 U3
VCCIO42 U4
VCCIO43 U7
VCCIO44 V8
VCCIO45 W3
- VIDALERT# A37
VIDCLK C37
VIDSOUT B37
- VCC_SENSE A36
VSS_SENSE B36
- VCCIO_SENSE AB4
VSSIO_SENSE AB3
- VCC121 J24
VCC122 J25
VCC123 J27
VCC124 J28
VCC125 J30
VCC126 K15
VCC127 K18
VCC128 K19
VCC129 K21
VCC130 K22
VCC131 K24
VCC132 K25
VCC133 K27
VCC134 K28
VCC135 K30
VCC136 L13
VCC137 L14
VCC138 L15
VCC139 L16
VCC140 L18
VCC141 L19
VCC142 L21
VCC143 L22
VCC144 L24
VCC145 L25
VCC146 L27
VCC147 L28
VCC148 L30
VCC149 M14
VCC150 M16
VCC151 M18
VCC152 M19
VCC153 M21
VCC154 M22
VCC155 M24
VCC156 M25
VCC157 M27
VCC158 M28
VCC159 M30

TOP Socket Cavity




+1.05VS_VCCIO

+1.05VS_VCCP Decoupling:
3X 560U (6m ohm), 9X 22U


Pull high resistor close to CPU
SVID signal 50 ohm impedance
spacing >12mil length 3-6"

+CPU_CORE Decoupling:
5X 560U (4m ohm), 2X330U, 18X 22U


TOP Socket Edge




Bottom Socket Edge




14 pcs in TOP and 4pcs in BOT Socket Cavity




Bottom
Socket
Edge



VCCPLL Decoupling:
1X 220U, 2X 10U



POWER




VCC_AXG_SENSE [58]
VSS_AXG_SENSE [58]

+V_SM_VREF should have 20 mil trace width

+1.5V Decoupling:
3X 330U , 9X 22U


+VCCSA Decoupling:
1X 560U, 2X 10U













VCCSA_VID1	+VCCSA
0	0.925 V (Default)
1	0.85 V

R66,R67 should place close to DIMM for minimum stubs trace


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge POWER-2		
				Size	Document Number	Rev
				Custom	PCA70 LA-7521P M/B	0
Date:		Tuesday, April 12, 2011	Sheet	9	of	64









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH HDA/JTAG/SATA/SPI/LPC
Size	Custom	Document Number	PCA70 LA-7521P M/B	Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	13	of 64





[49] UMA_ENBKL





**HDMI OUT
(To Conn.)**

Port Description	DisplayPort* Signals	HDMI* Signals	SDVO Signals	PCH Display Port Pin details
Port B	DPB_LANE3	TMD5B_CLK	SDVOB_CLK	DDPB_[3]P
	DPB_LANE3#	TMD5B_CLKB	SDVOB_CLK#	DDPB_[3]N
	DPB_LANE2	TMD5B_DATA0	SDVOB_BLUE	DDPB_[2]P
	DPB_LANE2#	TMD5B_DATA0B	SDVOB_BLUE#	DDPB_[2]N
	DPB_LANE1	TMD5B_DATA1	SDVOB_GREEN	DDPB_[1]P
	DPB_LANE1#	TMD5B_DATA1B	SDVOB_GREEN#	DDPB_[1]N
	DPB_LANE0	TMD5B_DATA2	SDVOB_RED	DDPB_[0]P
	DPB_LANE0#	TMD5B_DATA2B	SDVOB_RED*	DDPB_[0]N
	DPB_HPD	TMD5B_HPD		DDPB_HPD
	DPB_AUX			DDPB_AUXP
DPB_AUXB			DDPB_AUXN	
Port C	DPC_LANE3	TMD5C_CLK		DDPC_[3]P
	DPC_LANE3#	TMD5C_CLKB		DDPC_[3]N
	DPC_LANE2	TMD5C_DATA0		DDPC_[2]P
	DPC_LANE2#	TMD5C_DATA0B		DDPC_[2]N
	DPC_LANE1	TMD5C_DATA1		DDPC_[1]P
	DPC_LANE1#	TMD5C_DATA1B		DDPC_[1]N
	DPC_LANE0	TMD5C_DATA2		DDPC_[0]P
	DPC_LANE0#	TMD5C_DATA2B		DDPC_[0]N
	DPC_HPD	TMD5C_HPD		DDPC_HPD
	DPC_AUX			DDPC_AUXP
DPC_AUXC			DDPC_AUXN	
Port D	DPD_LANE3	TMD5D_CLK		DDPD_[3]P
	DPD_LANE3#	TMD5D_CLKB		DDPD_[3]N
	DPD_LANE2	TMD5D_DATA0		DDPD_[2]P
	DPD_LANE2#	TMD5D_DATA0B		DDPD_[2]N
	DPD_LANE1	TMD5D_DATA1		DDPD_[1]P
	DPD_LANE1#	TMD5D_DATA1B		DDPD_[1]N
	DPD_LANE0	TMD5D_DATA2		DDPD_[0]P
	DPD_LANE0#	TMD5D_DATA2B		DDPD_[0]N
	DPD_HPD	TMD5D_HPD		DDPD_HPD
	DPD_AUX			DDPD_AUXP
DPD_AUXD			DDPD_AUXN	


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title PCH_CRT/LVDS/HDMI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PCA70 LA-7521P M/B	Rev 0.1
				Date: Tuesday, April 12, 2011	Sheet 16 of 64	

PCI PU resistor




Intel confirm GPIO19 is correct.


Boot BIOS Strap		
PCH_GNT1#	GPIO19	Boot BIOS Loaction
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *



For CR D3E wake up reserve




PCI



EHCI 1


USB

EHCI 2



USB port6 and port7 are disabled on H61

USB port12 and port13 are disabled on H61














Reserve for USB30 PORT0@ CONN2
Reserve for USB30 PORT1@ CONN1
Touch
Int. Camera
eSATA+USB
USB PORT5 CONN6

USB PORT8 CONN4
USB PORT9 CONN3
TV Tuner #1
Reserve







Layout Note:USB_BIAS WITH LENGTH NO MORE THAN 500 MILS TO RESISTOR.






USB30 PORT 0,1
USB PORT 4,5
USB PORT 8,9

















Project ID	GPI069	GPI070	GPI071
SKU1	0	0	0
SKU2	0	0	1
SKU3	0	1	0
SKU4	0	1	1
X	1	0	0
X	0	0	1
X	0	1	0
X	0	1	1
X	1	0	0
X	1	0	1
X	1	1	0
X	1	1	1






PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	1mA
V5REF	5	1mA
V5REF_SUS	5	1mA
VCC3_3	3.3	409mA
VCCADAC	3.3	68mA
VCCADPLLA	1.05	100mA
VCCADPLLB	1.05	100mA
VCCCORE	1.05	1600mA
VCCDMI	1.05	57mA
VCCIO	1.05	4070mA
VCCASW	1.05	1610mA
VCCSPI	3.3	20mA
VCCDSW	3.3	3mA
VCCDFTERM	1.8	200mA
VCCRTC	3.3	6 uA
VCCSUS3_3	3.3	97mA
VCCSusHDA	3.3 / 1.5	10mA
VCCVRM	1.5	159mA
VCCCLKDMI	1.05	20mA
VCCSSC	1.05	105mA
VCCDIFFCLKN	1.05	55mA







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH POWER-1	
Size		Document Number		Rev	
Custom		PCA70 LA-7521P M/B		0.1	
Date:		Tuesday, April 12, 2011		Sheet 19 of 64	






Display	Interface Support
LinkA	LVDS(Single Link or Dual Link with IFPB)
LinkB	LVDS(Dual Link with IFPA)
LinkC	Display Port/HDMI
LinkD	Display Port/eDP
LinkE	Display Port/DVI(Single Link or Dual Link with IFPF)/HDMI
LinkF	Display Port/DVI(Dual Link with IFPE)




External VGA Thermal Sensor

Address: 0x9A H




Internal Thermal Sensor



Address: 0x9E H




Reserve VBIOS for NV suggest (1Mbit)





Security Classification	Compal Secret Data		
Issued Date	2009/01/01	Deciphered Date	2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		VGA LVDS/HDMI/THERM/eDP	
Document Number		PCA70 LA-7521P M/B	
Date		Tuesday, April 12, 2011	
Sheet		23 of 64	



Security Classification		Compal Secret Data				Compal Electronics, Inc.										
Issued Date		2009/01/01		Deciphered Date		2010/01/01		Title								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								VGA_VGA CORE								
								Size	Document Number			PCA70 LA-7521P M/B			Rev	0.1
								Date:	Tuesday, April 12, 2011			Sheet	24	of	64	







[31,32] MDB[0..63]

U58C

Part 3 of 7

MEMORY INTERFACE C

MDB0 B13 FBC_D0
MDB1 D13 FBC_D1
MDB2 A13 FBC_D2
MDB3 C16 FBC_D3
MDB4 B16 FBC_D4
MDB5 B16 FBC_D5
MDB6 A17 FBC_D6
MDB7 D16 FBC_D7
MDB8 C13 FBC_D8
MDB9 B11 FBC_D9
MDB10 C11 FBC_D10
MDB11 A11 FBC_D11
MDB12 C10 FBC_D12
MDB13 C8 FBC_D13
MDB14 B8 FBC_D14
MDB15 A8 FBC_D15
MDB16 E8 FBC_D16
MDB17 F8 FBC_D17
MDB18 F10 FBC_D18
MDB19 F9 FBC_D19
MDB20 E12 FBC_D20
MDB21 D6 FBC_D21
MDB22 D11 FBC_D22
MDB23 E11 FBC_D23
MDB24 D12 FBC_D24
MDB25 E13 FBC_D25
MDB26 F13 FBC_D26
MDB27 F14 FBC_D27
MDB28 F15 FBC_D28
MDB29 F16 FBC_D29
MDB30 F16 FBC_D30
MDB31 E17 FBC_D31
MDB32 D25 FBC_D32
MDB33 E27 FBC_D33
MDB34 E28 FBC_D34
MDB35 E28 FBC_D35
MDB36 F25 FBC_D36
MDB37 F25 FBC_D37
MDB38 D24 FBC_D38
MDB39 E25 FBC_D39
MDB40 E32 FBC_D40
MDB41 E32 FBC_D41
MDB42 D33 FBC_D42
MDB43 E31 FBC_D43
MDB44 C33 FBC_D44
MDB45 F29 FBC_D45
MDB46 D30 FBC_D46
MDB47 E29 FBC_D47
MDB48 B29 FBC_D48
MDB49 C31 FBC_D49
MDB50 C29 FBC_D50
MDB51 B31 FBC_D51
MDB52 C32 FBC_D52
MDB53 B32 FBC_D53
MDB54 B35 FBC_D54
MDB55 B34 FBC_D55
MDB56 A29 FBC_D56
MDB57 B28 FBC_D57
MDB58 A28 FBC_D58
MDB59 C28 FBC_D59
MDB60 C26 FBC_D60
MDB61 D25 FBC_D61
MDB62 B25 FBC_D62
MDB63 A25 FBC_D63

FBC_CMD0 E18
FBC_CMD1 E19 X
FBC_CMD2 D18 X
FBC_CMD3 C17 CMDB4
FBC_CMD4 C19 CMDB5
FBC_CMD5 B17 CMDB6
FBC_CMD6 E20 CMDB7
FBC_CMD7 B19 CMDB8
FBC_CMD8 D20 CMDB9
FBC_CMD9 A19 CMDB10
FBC_CMD10 D19 CMDB11
FBC_CMD11 C20 CMDB12
FBC_CMD12 E20 CMDB13
FBC_CMD13 B20 CMDB14
FBC_CMD14 G21 CMDB15
FBC_CMD15 E22
FBC_CMD16 E24 X
FBC_CMD17 E23 X
FBC_CMD18 C25
FBC_CMD19 C23
FBC_CMD20 E21 CMDB21
FBC_CMD21 E22 CMDB22
FBC_CMD22 D21 CMDB23
FBC_CMD23 A23 CMDB24
FBC_CMD24 D22 CMDB25
FBC_CMD25 B23 CMDB26
FBC_CMD26 C22 CMDB27
FBC_CMD27 B22 CMDB28
FBC_CMD28 A22 CMDB29
FBC_CMD29 A20 CMDB30
FBC_CMD30 G20 X
FBC_CMD31

FBC_DQM0 A16 DQMB0
FBC_DQM1 D10 DQMB1
FBC_DQM2 E11 DQMB2
FBC_DQM3 D15 DQMB3
FBC_DQM4 D27 DQMB4
FBC_DQM5 D34 DQMB5
FBC_DQM6 A34 DQMB6
FBC_DQM7 D28 DQMB7


FBC_DQS_RN0 B14 DQSB#0
FBC_DQS_RN1 B10 DQSB#1
FBC_DQS_RN2 D9 DQSB#2
FBC_DQS_RN3 E14 DQSB#3
FBC_DQS_RN4 E26 DQSB#4
FBC_DQS_RN5 D31 DQSB#5
FBC_DQS_RN6 A31 DQSB#6
FBC_DQS_RN7 A26 DQSB#7

FBC_DQS_WP0 C14 DQSB0
FBC_DQS_WP1 A10 DQSB1
FBC_DQS_WP2 E10 DQSB2
FBC_DQS_WP3 D14 DQSB3
FBC_DQS_WP4 E26 DQSB4
FBC_DQS_WP5 D32 DQSB5
FBC_DQS_WP6 A32 DQSB6
FBC_DQS_WP7 B26 DQSB7

FBC_WCK0 G14 X
FBC_WCK0_N G15 X
FBC_WCK1 G11 X
FBC_WCK1_N G12 X
FBC_WCK2 G27 X
FBC_WCK2_N G28 X
FBC_WCK3 G24 X
FBC_WCK3_N G25 X





FBC_CLK0 E17 CLKB0 [31]
FBC_CLK0_N D17 CLKB0# [31]

FBC_CLK1 D23 CLKB1 [32]
FBC_CLK1_N E23 CLKB1# [32]



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date	2009/01/01	Deciphered Date	2010/01/01	Title VGA_MEM Interface C						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev				
				PCA70 LA-7521P M/B				0.1		
				Date:	Tuesday, April 12, 2011		Sheet	28	of	64




Memory Partition A - Lower 32 bits



GB2-128
Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	BA1
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15


Memory Partition A - Upper 32 bits



GB2-128
Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15


Memory Partition C - Lower 32 bits




Security Classification		Compal Secret Data	
Issued Date	2009/01/01	Deciphered Date	2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


GB2-128
Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15




Memory Partition C - Upper 32 bits





Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111






GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GS	900 MHz	64M* 16* 8 1GB	Hynix (0x2) H5TQ1G63DFR-11C SA000041S60	1111 PU 45K	0000 PD 5K	0100 PD 25K			0010 R453 PD 15K	0001 R1231 PD 10K	1010 R1229 PU 15K
N12P-GS	900 MHz	64M* 16* 8 1GB	Samsung (0x3) K4W1G1646G-BC11 SA00004GS30	1111 PU 45K	0000 PD 5K	0100 PD 25K	NC	NC	0011 R378 PD 20K	0001 R1231 PD 10K	1010 R1229 PU 15K
N12P-GV	900 MHz	64M* 16* 4 512MB	Hynix (0x2) H5TQ1G63DFR-11C SA000041S60	1111 PU 45K	0000 PD 5K	0000 PD 5K	1010 R1642 PU 15K	0011 R1644 PD 20K	0010 R378 PD 15K	1001 R1228 PU 10K	1000 R1229 PU 5K
N12P-GV	900 MHz	64M* 16* 4 512MB	Samsung (0x3) K4W1G1646G-BC11 SA00004GS30	1111 PU 45K	0000 PD 5K	0000 PD 5K	1010 R1642 PU 15K	0011 R1644 PD 20K	0011 R378 PD 20K	1001 R1228 PU 10K	1000 R1229 PU 5K
N12P-GV	800 MHz	128M* 16* 4 1GB	Hynix (0x6) H5TQ2G63BFR-12C SA00003VS30	1111 PU 45K	0000 PD 5K	0000 PD 5K	1010 R1642 PU 15K	0011 R1644 PD 20K	0110 R378 PD 35K	1001 R1228 PU 10K	1000 R1229 PU 5K




Physical Strapping	pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	GS	+3VGS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
	GV		FB[1]	FB[0]		
ROM_SCLK	GS	+3VGS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
	GV				PCI_DEVID[5]	
ROM_SI		+3VGS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0		+3VGS	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1		+3VGS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2		+3VGS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3		+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4		+3VGS	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V



SUB_VENDOR		XCLK_417	
0	No VBIOS ROM (Default)	0	277MHz (Default)
1	BIOS ROM is present	1	Reserved
FB_0_BAR_SIZE		User [3:0]	
0	256MB (Default)	1111	EDID is used 1920x1080
1	Reserved	1000-1100	Customer defined
3GIO_PADCFG[3:0]		PEX_PLL_EN_TERM	
0000		0	Disable (Default)
0110		1	Enable
SLOT_CLOCK_CFG			
0	GPU and MCH don't share a common reference clock		
1	GPU and MCH share a common reference clock (Default)		
SMBUS_ALT_ADDR		VGA_DEVICE	
0	0x9E (Default)	0	3D Device
1	0x9C (Multi-GPU usage)	1	VGA Device (Default)
PCIE_MAX_SPEED		DP_PLL_VDD33V	
1	Default	0	Default
GPU	Package	DeviceID	PCI_DEVID[5..0]
N12P-GS	GB2-128	0x0DF4	(..1111 0100)
N12P-GV-B	GB2b-128	0x1050	(..0101 0000)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2009/01/01		Deciphered Date	
2009/01/01		2010/01/01		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		VGA_MSIC		PCA70 LA-7521P M/B	
Size		Document Number		Rev	
Custom		33		0.1	
Date:		Tuesday, April 12, 2011		Sheet	
		33		of	
		1		64	




Mode	PNL_STAT	PNL_STAT2
PC	0	0
HDMI	1	0
VGA	0	1






Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS					
				Size	Document Number		PCA70 LA-7521P M/B		Rev 0.1
				Custom					
				Date:	Tuesday, April 12, 2011		Sheet	35	of

DIS only




UMA only








INTEL use 680 Ohm for terminatinn

NV use 499 Ohm for terminatinn




pull down for HDMI 1.3 standard, remove in PVT phase.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				PCA70 LA-7521P M/B	
				Date: Tuesday, April 12, 2011	Rev 0.1
				Sheet 37 of 64	


DIS only




UMA only




INTEL use 680 Ohm for termination




NV use 499 Ohm for termination




pull down for HDMI 1.3 standard, remove in PVT phase.





DIS only



UMA only




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI-OUT Level Shift		
Size	Custom	Document Number	PCA70 LA-7521P M/B	Rev	0.1	
Date:	Tuesday, April 12, 2011	Sheet	38	of	64	






MIOUT_EDID_5V

Compal Electronics, Inc.

Title			
HDMI-OUT			
Size Custom	Document Number		Rev 0.1
PCA70 LA-7521P M/B			
Date:	Tuesday, April 12, 2011	Sheet 39 of 64	




Scaler FW update










Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT-IN Connector	
Size	Document Number	Custom	Rev	PCA70 LA-7521P M/B	
Date:	Tuesday, April 12, 2011	Sheet	40	of 64	

SATA HDD Conn.







SATA ODD Conn









B-CAS Circuit





Security Classification		Compal Secret Data				
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCle-WLAN/TV_B-CAS		
				Size	Document Number	Rev
				PCA70 LA-7521P M/B		0.1
				Date:	Tuesday, April 12, 2011	Sheet 42 of 64







WOL circuit (Connect +3V_LAN to +3VALW)




EMI surge solution for CCC (China Compulsory Certification).





Security Classification		Compal Secret Data		Compal Electronics, Inc. JMB385 Media Card Controller	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number PCA70 LA-7521P M/B	
Date:	Tuesday, April 12, 2011	Sheet	44	of	64



	R808	R825
Other applaction	Mount	@
Express Card/Mini Card	@	Mount



Symbols	Parameter	Min	Max	Unit
t_{WAKE}	Rising time for Suspend Power Ready		10	ms
t_{POWER1}	Timing for Normal Power Ready	50		ms
t_{POWER2}	Timing for 1.2V(3.3V Normal Power Ready to Power On Reset (PORST))	2	80	ms
t_{POWER3}	Timing for 1.2V(3.3V Normal Power Ready to Power On Reset (PORST))	50	80	ms
t_{WAKE2}	Timing for PE_CLK Ready to PE_RST#	100		ms
t_{CLK}	Timing for >20MHz Crystal Clock Ready to Power On Reset		20	ms
t_{POWER4}	Timing for PE_RST# delay after Normal Power Ready	100		ms
t_{POWER5}	Timing for PE_RST# delay after PORST, t _{POWER5} > 50	20		ms

Power Sequence




Figure 3: Power On Sequence for D3Cold




Figure 4: Power On Sequence for D3Mod

Security Classification	Compal Secret Data		
Issued Date	2010/10/1	Deciphered Date	2011/11/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

USB3.0


Size	Document Number
Custom	PCA70 LA-7521P M/B

Rev	0.2
-----	-----


For USB2.0 ESD diode








For USB3.0 ESD diode





For USB2.0 ESD diode




For USB3.0 ESD diode





USB3.0 Port A Connector






USB2.0 Connector Co-lay with JUSB1 When USB30 not used






USB3.0 Port B Connector




USB2.0 Connector Co-lay with JUSB2 When USB30 not used




Security Classification	Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				PCA70 LA-7521P M/B
				Rev 0.1
				Date: Tuesday, April 12, 2011
				Sheet 46 of 64



EC Bleep














PCI Bleep



Change to AGND for high frequency noise issue




For ESD and EMI Place close to Codec




Sense Pin	Impedance	Codec Signals
SENSE A	20K	MIC1 (PIN 21, 22)
	5.1K	FRONT (PIN 35, 36)
	10K	LINE1 (PIN 23, 24)
	39.2K	SURR (PIN 39, 41)
SENSE B	5.1K	HP-OUT (PIN 32, 33)
	10K	LFE (PIN 44)
	10K//5.1K	LFE+HP-OUT
	20K	MIC2 (PIN 16, 17)
	39.2K	LINE2 (PIN 14, 15)


Security Classification	Compal Secret Data			Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	HDA-ALC272/HP/MIC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PCA70 LA-7521P M/B	
				Date:	Rev
				Tuesday, April 12, 2011	0.1
				Sheet	of
				47	64




Power Button




Touchscreen




Screw Hole




CIR





ISPD



CAP Button/B Connector




CAM




Security Classification		Compal Secret Data		Title	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCA70 LA-7521P M/B	
Date: Tuesday, April 12, 2011				Sheet	50 of 64


+3VALW TO +3VS




+5VALW TO +5VS




+12V1 TO +12VS (PMOS)






+1.5V to +1.5VS






FAN Control Circuit



Discharge circuit





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC-DC INTERFACE	
Size	Document Number	PCA70 LA-7521P M/B			Rev 0.1
Date:	Tuesday, April 12, 2011	Sheet	51	of	64




Current sense solution 2

Ventura for CPU side
slave address : 1000001
please placemnet near R-sense



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P51 PWR DC-IN	
Size	Document Number	PCA70 LA-7521P M/B			Rev
Date:	Tuesday, April 12, 2011	Sheet	52	of	64
				0.1	




TONSEL=VREF (1)SMPS1=300KHZ (+5VALWP)
(2)SMPS2=375KHZ(+3VALWP)

+3.3VALWP
Ipeak=5.71A ; 1.2Ipeak=6.852A; Imax=3.997A
f=375KHz, L=4.7UH
Rdson=15~18m ohm
 $1/2\Delta I = 1/2 * (19-3.3) * (3.3/19) / (375KHz * 4.7UH) = 0.773A$
Vlimit=10*10^-6*110Kohm/10=0.11V
Ilimit=0.11/(18m*1.2)~0.11/(15m)=6.34A~9.13A
Iocp=7.113A~10.073A (7.113A>6.852A -> ok) -DVT-

+5VALWP
Ipeak=7.376A ; 1.2Ipeak=8.85A; Imax=5.16A
f=300KHz, L=4.7UH, Rentrip=174k ohm
Rdson=15~18m ohm
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.306A$
Vlimit=10*(10^-6)*174Kohm/10=0.174V
Ilimit=0.174/(18m*1.2)~0.174/(15m)=8.055~11.6A
Iocp=9.361~12.906A (9.361>8.85 -> OK)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					PCA70 LA-7521P M/B
				Rev	0.1
Date: Tuesday, April 12, 2011				Sheet	53 of 64



Vtrip range ==> 0.2V ~ 3V


<Vo=1.05V> VFB=0.7V
 $V=0.7 * (1+5.1K/10.1958K)=1.05V$
 Fsw=290KHz


Cout ESR=10m ohm Rdson(max)=4.8 mohm Rdson(typ)=3.8 mohm.
 Ipeak=17.3A, Imax=12.11A, Iocp=1.2*Ipeak=20.76A
 $\Delta I=((19-1.05)*(1.05/19))/(L*Fsw)=3.42A$
 $\Rightarrow 1/2\Delta I=1.71A$
 $Vtrip=Itrip*Rtrip, Iocp=Vtrip/(8*Rds(on))$
 $Iocpmax=((102K*11uA)/(8*0.0038))+1.71A=38.617A$
 $Iocpmin=((102K*9uA)/(8*0.0048))+1.71A=25.616A$
 $Iocp=25.616A-38.617A$

<Vo=1.0V> VFB=0.7V
 $V=0.7 * (1+5.1K/11.8K)=1.0V$
 Fsw=290KHz

Cout ESR=10m ohm Rdson(max)=4.8 mohm Rdson(typ)=3.8 mohm.
 Ipeak=17.3A, Imax=12.11A, Iocp=1.2*Ipeak=20.76A
 $\Delta I=((19-1.0)*(1.0/19))/(L*Fsw)=3.266A$
 $\Rightarrow 1/2\Delta I=1.633A$
 $Vtrip=Itrip*Rtrip, Iocp=Vtrip/(8*Rds(on))$
 $Iocpmax=((102K*11uA)/(8*0.0038))+1.633A=38.54A$
 $Iocpmin=((102K*9uA)/(8*0.0048))+1.633A=25.539A$
 $Iocp=25.539A-38.54A$



(17A,680mils ,Via N0.=34)







Vtrip range ==> 0.2V ~ 3V
<Vo=1.05V> VFB=0.7V
V=0.7*(1+5.1K/10.2K)=1.05V
Fsw=290KHz
Cout ESR=10m ohm Rdson(max)=5.6 mohm Rdson(typ)=4.5 mohm.
Ipeak=7.3A, Imax=5.11A, Iocp=1.2*Ipeak=8.76A
Delta I=((19-1.05)*(1.05/19))/(L*Fsw)=3.42A
=>1/2Delta I=1.71A
Vtrip=Itrip*Rtrip, Iocp=Vtrip/(8*Rds(on))
Iocpmax=((78.7K*11uA)/(8*0.0045))+1.71A=25.75A
Iocpmin=((78.7K*9uA)/(8*0.0056*1.3))+1.71A=13.871A
Iocp=13.871A~25.75A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				P54 PWR-+1.05VSP	
				PCA70 LA-7521P M/B	
				Date: Tuesday, April 12, 2011	Sheet 55 of 64
				Rev 0.1	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP/+1.2VALWP/+0.75VS
Size Custom		Document Number		Rev 0.1
PCA60/70 LA-7001P M/B		Date: Tuesday, April 12, 2011		Sheet 57 of 64





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PCA70 LA-7521P M/B	
				Date	Rev
				Tuesday, April 12, 2011	0.1
				Sheet	61 of 64

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/09/30	P48~49	Change PR39 to 118k ohm Change PR49 to 95.3k ohm	Modify OCP setting value
2	2010/10/01	P48	Remove reserved 1.05VP power rail	Because VCCIO will not be changeable voltage on Sandy Bridge platform. We don't need another 1.05V for PCH
3	2010/10/28	P50	PC124,PC125 change to 220u_25V Remove PC126	Modify for input cap
4	2010/10/28	P49	Remove PR70, PR82, PR84, PR171, PR172, PR173, PR174, PC76	Remove forth phase related components
5	2010/10/28	P49	PR62, PR65, PR66 change to 90.9K_0603_1% PC72 change to 1500P_0402_50V	Change for correct droop setting
6	2010/10/28	P49	PR129 change to 39.2K_0603_1% PR117 change to 25.5k_0402_1% PC92 change to 220P_0402_50V	Change for correct GT droop setting
7	2011/01/27	P58	update Net name "IMAX "	update after vender review layout
8	2011/01/27	P61	change PC25 part number to SF000004S00	material shoretage
9	2011/01/27	P59	change PC124/125/126/153 part number from SF000004L00 to SF000004M00	material shoretage
10	2011/02/09	P52	add "@" at BOM structure of PR836 and PR841	change for EC
11	2011/02/16	P53	change PU2 part number to SA00004NY00	change for part EOL
12	2011/03/07	P60	change PR60 from 75Kohm to 53.6Kohm	change for OCP setting point
	2011/03/07	P57	change PR49 from 76.8Kohm to 143Kohm	change for OCP setting point
13	2011/03/25	P60	change BOM structure PQ11 from @ to DIS@	for Thermal team concern
14	2011/03/30	P60	Remove VGA_core Jump for impedance concern	
15	2011/03/30	P52	change PR153 from 15m ohm to 10m ohm for Inrush concern	
16	2011/03/30	P59	change PC124/125/126/153 part number from SF000004M00 to SF000004T00	
17	2011/03/30		change PC101/102/105/106/111/112/118/121/122/123/130/137/139/142 part number from SE142106K80 to SE142106M80	
18	2011/04/06	P52	Remove JDCIN1 pin.7 and pin.8 from GND	Layout modification
19	2011/04/08	P58	add PC807 at PU10.9 for ESD request change PR68=5.49Kohm, PC67=1nF, PR62=PR65=PR66=PR152=95.3Kohm, PC65=470pF, PC69=10pF, PC66=220pF, PR80=1.5kohm, PR79=2.8kohm, PR129=39.2Kohm, PC88=2.2nF, PC97=680pF, PC90=10pF, PC95=220pF, PR116=1.24kohm, PR109=887ohm, PC92=820pF	
20	2011/04/08	P60	change PC141/PC143 part number to SF000002P00	

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power PIR		
				Size	Document Number	Rev
				PCA70 LA-7521P M/B		0.1
Date:	Tuesday, April 12, 2011	Sheet	62	of	64	


HW PIR (Product Improve Record)

NWQAA LA-6062P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2
GERBER-OUT DATE: 2009/12/30

NO DATE PAGE MODIFICATION LIST

PURPOSE

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2010/10/1	Deciphered Date	2011/11/01	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW-PIR				
				Size	Document Number		Rev	
				PCA70 LA-7521P M/B			0.1	
				Date	Tuesday, April 12, 2011	Sheet	63	of



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/10/28	Deciphered Date	2011/11/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Power Rail	
Size	Document Number			Rev
B-205	Tuesday, April 12, 2011			0.1
Sheet		B4	of	64