



Compal Confidential

Schematics Document

PAW10

Montevina

with Intel Cantiga + ICH9 core logic

REV:1.0A

2010-12-24

Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date: Friday, December 24, 2010	Sheet 1 of 41

Clock Generator
SLG8SP556VTR

page16

Mobile Penryn

uPGA-478 CPU

page4, 5, 6

For 14"
LS-7011P 4PIN PWR/B
LS7013P Audio/B
LS7014P Touch/B

For 15"
LS-7012P 8PIN PWR/B
LS7013P Audio/B
LS7014P Touch/B

H_A#(3..35)
H_D#(0..63)



FSB
667/800MHz

CRT Connector

page21

LVDS
Connector

page22

Intel Cantiga GMCH

GM45

uFCBGA 1329

page 7, 8, 9, 10, 11, 12, 13

Dual Channel
DDR3-667/800(1.5V)

DDR3-SO-DIMM X2

BANK 0, 1, 2, 3

page 14,15

up to 4G

DMI *4



C-Link

2Channel Speaker
page26

Analog MIC_Int
page26

Audio Codec
CONEXTAN
CX20671

page26

**Wire Less Mini
card Slot 1**

page23

6*PCL-E BUS

Intel ICH9-M

page 17,18,19,20

**SPI ROM
BIOS**

LPC BUS

EC
ENE KB926 E0

page27

AR8151/8152

10/100/Giga LAN

page24

RJ45 CONN

page25

AZALIA

14*USB2.0

6*SATA serial

CMOS Camera

page22

BlueTooth CONN

page30

USB CONN X1(Right)

page29

USB PORT X1(Left)

page29

USB PORT X1(Left)

page29

Audio Jack SB CONN
HP X 1+
MIC_Ext X1
Card Reader RTS5139

page30

Int.KBD

page32

**SPI ROM
BIOS**

page28

Touch Pad

page32

SATA HDD CONN

page28

SATA ODD CONN

page32

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA7011P	1.0
				Date	Friday, December 24, 2010	Sheet 2 of 41

DDR3 Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +CPU_CORE +VGA_CORE +1.8VS +0.75VS +1.05VS
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

SMBUS Control Table

	SOURCE	BATT	KB926	SODIMM	CLK CHIP	WLAN WWAN	ICH9	Thermal
EC_SMB_CK1 EC_SMB_DA1	KB926 +3VALW	✓ +3VALW	✗	✗	✗	✗	✗	✗
EC_SMB_CK2 EC_SMB_DA2	KB926 +3VALW	✗	✗	✗	✗	✗	✗	✓ +3VS
ICH_SMBCLK ICH_SMBDATA	ICH +3VALW	✗	✗	✓ +3VS	✓ +3VS	✓ +3VALW	✗	✗

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM	A0	10100000
DDR SO-DIMM	A4	10100100
CLOCK GENERATOR (EXT.)	D2	11010010

@ FUNCTION


Structure	Description	NON-USE
45@	45 BOM	
BT@	Blue Tooth function	
CMOS@	CMOS CAMERA function	

PCIE PORT LIST


PORT	DEVICE
1	LAN
2	
3	WLAN
4	
5	
6	
7	
8	

USB PORT LIST




PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	
4	CARD READER
5	WIRELESS
6	BT
7	USB PORT (ESATA)
8	
9	
10	
11	
12	
13	




XDP Reserve for debug , Please close to CPU side



PVT ESD solution.
Please close to R715




10/01 Add for reduce noise



Place closely pin C1


09/16 Add C834 For ESD



Place closely pin C20


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA7011P
				Date	Friday, December 24, 2010
				Sheet	4 of 41
				Rev	1.0

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0








TRACE CLOSELY CPU < 0.5"
COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)
COMP1, COMP3 layout : Width 5mils and Space 25mils (55Ohms)
layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

09/29 Add for power noise



PVT for ESD solution







NEAR PIN B26

20mils


+1.5VS

The trace width/space/other is 18/7/25.


Layout Note:
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/09/10				Title			
Deciphered Date				2010/08/19				Penryn(3/3)-PWR+Bypass			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				LA7011P			
Date:				Friday, December 24, 2010				Sheet 6 of 41			



Layout Note:
H_RCOMP / H_VREF / H_SWING
trace width and spacing is 10/20













PVT ESD solution.
Please close to R23




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(1/7)-AGTL+	
Size	Custom	Document Number	LA7011P	Rev	1.0
Date:	Friday, December 24, 2010	Sheet	7	of	41


CFG6[2:0]		011 = FSB667 010 = FSB800 000 = FSB1067
CFG5	Internal pull-up	0 = DMI x 2 1 = DMI x 4 * (Default)
CFG6	Internal pull-up	0 = iTPM Host Interface is enabled can support disable by SW. 1 = iTPM Host Interface is Disabled * (Default)
CFG7	Internal pull-up	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality * (Default)
CFG9	Internal pull-up	0 = Lane Reversal Enable 1 = Normal Operation * (Default)
CFG10	Internal pull-up	0 = PCIe Loopback Enable 1 = Disable * (Default)
CFG[13:12]	Internal pull-up	01 = All Z Mode Enabled 00 = Reserved 10 = XOR Mode Enabled 11 = Normal Operation * (Default)
CFG16	Internal pull-up	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled * (Default)
CFG19	Internal pull-down	0 = Normal Operation * (Default) 1 = DMI Lane Reversal Enable
CFG20	Internal pull-down (PCIe/SDVO select)	0 = Only PCIe or (SDVO/DP/HDMI) is operational. * (Default) 1 = PCIe (SDVO/DP/HDMI) are operating simul.





Notice: Please check HDA power rail to select HDA control



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	Cantiga(2/7)-DMI/DDR/STRP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA7011P	1
Date				Friday, December 24, 2010	Sheet	8 of 41








Pre MP ADD for ESD solution



For Arranale only +VREF_DQ_DIMMA supply from a external 1.5V voltage divide circuit.



07/17/2009

Place closely pin JDIMM1.30



1224 Change C639 to @ for download image fail issue


Layout Note:
Place near DIMM






DDR3 SO-DIMM A H=4mm Reverse type



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
				DDR3 SO-DIMM A	
				Documnet Number	LA7011P
				Rev	1.0
				Date	Friday, December 24, 2010
				Sheet	14 of 41

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*






Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*

09/16 Add C858 For ESD
Place closely pin C14



Place closely pin D4


















XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1

Flash Descriptor Security Override Strap	
GPIO33	Low= Descriptor Security override High= Default* (Internal pull-up)




SATA PORT LIST	
PORT	DEVICE
0	HDD
1	ODD
4	
5	

Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	2010/08/19
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Site Custom	Document Number	LA7011P		Rev 1.0
Date	Friday, December 24, 2010	Sheet	18	of 41




PCIe PORT LIST	
PORT	DEVICE
1	LAN
2	
3	WLAN
4	
5	
6	




USB PORT LIST	
PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	
4	CARD READER
5	WIRELESS
6	BT
7	LEFT SIDE
8	
9	
10	
11	



Pre MP ADD for ESD solution




CRT Connector




Change Q13 from SB00000EO10 to SB00000AR00.

Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA7011P	
				Date:	Friday, December 24, 2010
				Sheet	21 of 41
				Rev	1.0









Security Classification		Compal Secret Data		Compal Electronics, Inc. LVDS/CAMERA LA7011P	
Issued Date	2010/09/10	Deciphered Date	2010/08/19		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title Size B Date: Friday, December 24, 2010	Document Number Sheet 22 of 41
				Rev 1.0	

Mini-Express Card for WLAN(Half)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/DEBUG-PORT	
				Size	Document Number
				LA7011P	
Date:		Friday, December 24, 2010		Sheet	23 of 41
				Rev	1.0





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_Transformer	
Size	Document Number	LA7011P		Rev 1.0	
Date:	Friday, December 24, 2010	Sheet	25	of	41

CX20671
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).
An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).




wide 20MIL



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	CX20671 Codec	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA7011P	
Date: Friday, December 24, 2010				Sheet	26	of 41


SPI Flash (16Mb*1)

FOR EC 16M SPI ROM





FOR EC 256K SPI ROM (NONShare ROM)

2010/09/24 Add U23 for NONShare SPI ROM.





SATA HDD Conn.





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title HDD / SPI ROM / Hold		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA7011P	Rev 1.0
				Date:	Friday, December 24, 2010	ISheet 28 of 41

PVT Change U19 and U27 part number from SA000039E00 to SA00002XX00




Pre MP ADD for ESD solution



Right USB Conn.

Left USB Conn.


Change JUSB3 connector from ESATA to USB





Left2 USB Conn.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB ports/BT	
Size B		Document Number			Rev 1.0
Date:		Friday, December 24, 2010			Sheet 29 of 41
		LA7011P			


ON/OFF switch




10/11 Change JPWRB1 P/N from SP010009010 to SP01000LB00
Add C359 to PWR_LED# for ESD solution.





PVT ESD solution.






Card Reader/Audio Jack SB CONN





BT MODULE CONN



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	Audio Jack & SW & BT Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA7011P	
				Date: Friday, December 24, 2010	Sheet 30 of 41



Pre MP Change SUSP pull high from +5VALW to +3VLP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Custom	Document Number	LA7011P	Rev	1.0
Date:	Friday, December 24, 2010	Sheet	31	of	41

Lid Switch

The schematic shows the Lid Switch circuit. A +3VALW supply is connected to the VCC_LID pin of the S-5711ACDL-M3T1S_SOT23-3 switch via a 0.0402_5% resistor (R614). The switch's GND pin is connected to the common ground. The switch's OUTPUT pin is connected to the LID_SW# signal line through a 10P_0402_50VBJ capacitor (C695). The signal line is labeled with a maximum capacitance of <27>.

Kill Switch

STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

3V ALW


R617
100K 0402 5%

SW2

<27> KILL_SW#

LSSM12-P-V-T-R_3P

LED



ODD Power Control

11/05 Add this function.

The schematic diagram illustrates the ODD Power Control circuit. It includes a +5VS input, a +5VS_ODD output, and a JUMP_43X79 component. The circuit features a MOSFET Q100 (DTC124EKAT146_SC59-3) driven by an inverter (Q99, AP2301GN-HF_SOT23-3) through a resistor R552 (10K_0402_5%). A feedback network consists of a resistor R677 (100K_0402_5%) and a capacitor C613 (0.01U_0402_16V7K). The output is filtered by a capacitor C612 (0.1U_0402_16V4Z). A label <19> ODD_EN is shown near the inverter input.

INT_KBD Conn.

INT_KBD Conn.

KS0[0..7] KSQ[0..15]

KS11 KS17 KS16 KS09 KS14 KS15 KSO0 KS02 KS03 KS04 KS05 KS06 KS07 KS08 KS09 KS010 KS011 KS012 KS013 KS014 KS015 KS10 KS11 KS12 KS13 KS14 KS15 KS16 KS17 KS18 KS19 KS20 KS21 KS22 KS23 KS24 KS25 KS26 KS27 KS28 KS29 KS30

100P_0402_50V8J 2 1 C721 KSO0
100P_0402_50V8J 2 1 C722 KSO1
100P_0402_50V8J 2 1 C723 KSO2
100P_0402_50V8J 2 1 C724 KSO3
100P_0402_50V8J 2 1 C725 KSO4
100P_0402_50V8J 2 1 C726 KSO5
100P_0402_50V8J 2 1 C727 KSO6
100P_0402_50V8J 2 1 C728 KSO7
100P_0402_50V8J 2 1 C729 KSO8
100P_0402_50V8J 2 1 C730 KSO9
100P_0402_50V8J 2 1 C731 KSO10
100P_0402_50V8J 2 1 C732 KSO11
100P_0402_50V8J 2 1 C733 KSO12
100P_0402_50V8J 2 1 C734 KSO13
100P_0402_50V8J 2 1 C735 KSO14
100P_0402_50V8J 2 1 C736 KSO15

100P_0402_50V8J 2 1 C737 KS10
100P_0402_50V8J 2 1 C738 KS11
100P_0402_50V8J 2 1 C739 KS12
100P_0402_50V8J 2 1 C740 KS13
100P_0402_50V8J 2 1 C741 KS14
100P_0402_50V8J 2 1 C742 KS15
100P_0402_50V8J 2 1 C743 KS16
100P_0402_50V8J 2 1 C744 KS17

Reserve for ESD.

check connector & pin define.

CONN PIN define need double check

To TP/B Conn.

5VVS

C701

0.1U_0402_16V4Z

<27> TP_CLK

<27> TP_DATA

TP_CLK

TP_DATA

JTP1

E&T_6905-E04N-00R

ME@

C699

100P_0402_50V8J

C700

100P_0402_50V8J

D48

PESD5VS2UT_S0T2

TP_CLK

TP_DATA

Add for ESD solution.

SATA ODD Conn.

<18> SATA_ITX_C_DRX_P1
 <18> SATA_ITX_C_DRX_N1
 <18> SATA_DTX_C_IRX_N1
 <18> SATA_DTX_C_IRX_P1

C428 1 2 0.01u 0.402 16V7K
 C431 1 2 0.01u 0.402 16V7K
 C437 1 2 0.01u 0.402 16V7K
 C439 1 2 0.01u 0.402 16V7K

+5VS_ODD
 ODD_DETECT#
 ODD_DA#
 +3VS
 10K_0.402_5%

JODD1
 GND
 A+
 A-
 GND
 B-
 B+
 GND
 DP
 +5V
 +5V
 MD
 GND
 GND
 GND

OCTEK_SLS-13SBTG_RV
 ME@

Security Classification		Compal Secret Data		Compal Electronics, Inc. KB/TP/LID/KLL/ODD/LED FOR 14	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA7011P
				Customer	
Date: Friday, December 24, 2010				Sheet	32 of 41




Version change list (P.I.R. List)

Page 1 of 1 for HW


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title HW PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA7011P	Rev 1.0
				Date: Friday, December 24, 2010	Sheet 33	of 41

DC030006J00



Precharge detector 15.97V/14.84V FOR ADAPTOR



ACIN

	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V


BATT ONLY

	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	DCIN / Vin Detector /Pre-charge
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Friday, December 24, 2010
				Sheet	34 of 41

PH1 under CPU botten side :

CPU thermal protection at 92 degree C
Recovery at 56 degree C



Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN/OTP	
Size	Document Number	Rev	1.0	Date: Friday, December 24, 2010	
Custom		Sheet	35	of	41



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A~3A	
IREF=1.016*Icharge	
IREF=0.254V~3.048V	
VCHLIM need over 95mV	

DIS CP mode (65W*85%)
 $V_{aclim} = 2.39 * ((2.2K // 152K) / ((2.2K // 152K) + 21K // 152K)) = 0.25136V$
 $Input = (1 / 0.02) * ((0.05 * V_{aclim}) / (2.39 + 0.05))$
 where $V_{aclim} = 0.25136V$, $Input = 2.76293A$
PR70=21K
PR73=2.2K
PR42=20mohm


4cell : VDD
 3cell : GND

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, December 24, 2010
				Sheet	36 of 41
				Rev	1.0

A



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Size	Document Number	Rev	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Friday, December 24, 2010	Sheet	38 of 41

Version Change List (P. I. R. List) for Power Circuit

Page#	Title	Date	Request Owner	Issue Description	Solution Description
P35,37,39	Add capacities for EMI request	2010.11.12	EMI	EMI test fail	Add PC132,PC133,PC134,PC135,PC136,PC137
P37	Change resistance for EMI request	2010.11.12	EMI	EMI test fail	Change PR104 from 0 ohm to 2.2ohm
P35	Add one capacitor for prevent inrush current too large	2010.11.12	PWR	If there isn't add capacity, the MOS of PQ11 have damaged risk.	Add PC131 which value is 5600PF
P34	Add one transistor for improve design margin	2010.11.12	PWR	If there isn't add transistor, the design margin of PQ11 is not enough.	Add PQ44
P39	Change resistance for CPU loadline fine tuning	2010.11.12	PWR	For meet the load line of intel spec	Change PR138 from 4.3k to 4.75k
P35	Add one capacitor for improve ripple current	2010.11.12	PWR	For meet the ripple current spec of Compal	Add PC130

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Power PIR	
2010/09/10		2010/08/19		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA7011P		1.0	
Date:		Friday, December 24, 2010		Sheet 41 of 41	