

Blue Moutain KIWB1/B2


Schematics Document

Mobile Penryn uFCPGA with Intel Cantiga_GM/PM+ICH9-M core logic

REV:2.0

Security Classification	Compal Secret Data			Compal Electronics,Ltd.		
Issued Date	2009/03/16	Deciphered Date	2010/03/15	Title Cover Sheet		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KIWB1/B2_LA4602P	Rev 2.0
				Date: Wednesday, March 18, 2009 Sheet 1 of 53		

ZZZ1
15.6W_PCB_LA4601P



Security Classification		Compal Secret Data		Title	
Issued Date	2009/03/16	Deciphered Date	2010/03/	MB Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custort	Document Number KIWB1/B2_LA4601P
				Date	Wednesday, March 18, 2009
				Sheet	2 of 53
				Rev	0.1

DDR3 Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +1.1VS +VCCP +CPU_CORE +VGA_CORE +1.8VS +0.75V
S0	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

@ FUNCTION

100@	(100 LAN)		
TVSW@	(TV POWER SW)	10M@	(N10M 40nm CHIPSET)
A0@	(ALWAYS ON SW)	10P@	(N10P 40nm CHIPSET)
MONO@	(MONO MIC)	PM@	(VGA BOM)
X76@	(X76 BOM)	45@	(45 BOM)
		GM@	(UMA BOM)
		GM45@	(GM45 BOM)
		GL40@	(GL40 BOM)
BT@	WITH BLUETOOTH	GIGA@	(GIGA LAN)
3G@	WITH 3G	NO TVSW@	(NON TV POWER SW)
TV@	WITH TV	NO A0@	(NON ALWAY ON SW)
		ARRAY@	(ARRAY MIC)
		S512@	FOR X76 BOM
		Q512@	FOR X76 BOM
		S256@	FOR X76 BOM
		Q256@	FOR X76 BOM

SMBUS, SPI and I2C Control Table

	SOURCE	HDMI	LVDS	CRT	HDCP	SERIAL EEPROM	NEW CARD	CLK GEN	CAP sensor	Mini CARD1	Mini CARD2	BATT	THERMAL SENSOR (VGA)	THERMAL SENSOR (CPU)
EC_SMB_CK1 EC_SMB_DAI	KB926	X	X	X	X	X	X	X	X	X	X	V	X	X
EC_SMB_CK2 EC_SMB_DAI2	KB926	X	X	X	X	X	X	X	V	X	X	X	V	V
ICH_SMBCLK ICH_SMBDAT	ICH9	X	X	X	X	X	V	V	X	V	V	X	X	X
LVDS_SCL LVDS_SDA	Cantiga	X	V	X	X	X	X	X	X	X	X	X	X	X
GMCH_CRT_CLK GMCH_CRT_DAT	Cantiga	X	X	V	X	X	X	X	X	X	X	X	X	X
HDMICLK_NB HDMIDAT_NB	Cantiga	V	X	X	X	X	X	X	X	X	X	X	X	X
VGA_DDCCLK VGA_DDCDATA	VGA	X	X	V	X	X	X	X	X	X	X	X	X	X
VGA_LVDS_SCL VGA_LVDS_DAT	VGA	X	V	X	X	X	X	X	X	X	X	X	X	X
VGA_HDMI_SCL VGA_HDMI_DAT	VGA	V	X	X	X	X	X	X	X	X	X	X	X	X
HDCP_SMB_CK1 HDCP_SMB_DAI	VGA	X	X	X	X	V	X	X	X	X	X	X	X	X
FSEL#SPICS#_SB FRD#SPI_S0_SB SPI_CLK_SB FWR#SPI_SI_SB	ICH9	X	X	X	X	V	X	X	X	X	X	X	X	X
FSEL#SPICS# FRD#SPI_S0 SPI_CLK FWR#SPI_SI	KB926	X	X	X	X	V	X	X	X	X	X	X	X	X

VGA and DDR3 Voltage Rails (N10x GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	N/A	N/A	
GPIO1	IN	-	Hot plug detect for IFP link C
GPIO2	OUT	H	Panel Back-Light brightness(PWM capable)
GPIO3	OUT	H	Panel Power Enable
GPIO4	OUT	H	Panel Back-Light On/Off (PWM)
GPIO5	OUT	-	GPU VID0
GPIO6	OUT	-	GPU VID1
GPIO7	OUT	-	GPU VID2
GPIO8	I/O	L	Thermal Catastrophic Overtemp
GPIO9	OUT	L	Thermal Alert
GPIO10	OUT		Memory VREF switch
GPIO11	I/O	L	SLI raster sync
GPIO12	IN	-	AC power detect pin
GPIO13	OUT	-	MEM_VID orPower supply control
GPIO14	OUT	-	Power supply control
GPIO15	IN	-	Hot plug detect for IFP Link E
GPIO16	OUT	-	Programmable Fan Control
GPIO17	IN	-	
GPIO18	IN	-	
GPIO19	IN	-	Hot plug detect for IFP Link D
GPIO20	IN	-	
GPIO21	IN	-	Hot plug detect for IFP link F
GPIO22	IN	-	SLI swap ready signal
GPIO23	I/O		

GPIO6	GPIO5	N10M-GS	N10P-GS
GPU_VID1	GPU_VID0	VGA_CORE	P-State
0	0	0.8V	12
0	1	0.85V	12
1	1	0.9V	0, 10

Performance Mode P0 TDP at Tj = 102 C* (DDR3)


Products	GPU (4) (W)	Mem (1,5) (W)	NVCLK /MCLK (MHz)	NVVDD (V) (A) (W)			FBVDD (1.5V) (A) (W)		FBVDDQ (GPU+Mem) (1.5V) (A) (W)		PCI Express (1.05V) (6) (mA) (W)		I/O and PLLVDD (1.8V) (mA) (W)		I/O and PLLVDD (1.05V) (mA) (W)		Other (3.3V) (mA) (W)	
N10P-GS 128bit 1024MB DDR3	21.07	6.67	TBD	TBD	18.25	17.34	2.06	3.09	4.09	6.14	850	0.89	75	0.14	63	0.07	55	0.18
N10P-GE 128bit 1024MB DDR3	20.97	6.73	TBD	TBD	19.17	17.25	2.03	3.05	4.09	6.14	840	0.88	75	0.14	63	0.07	55	0.18
N10P-LP 128bit 1024MB DDR3	15.48	6.44	TBD	TBD	13.95	11.86	1.90	2.85	3.99	5.99	810	0.85	75	0.14	63	0.07	55	0.18

Performance Mode P0 TDP at Tj = 102 C* (DDR3)

Products	GPU (4) (W)	Mem (1,5) (W)	NVCLK /MCLK (MHz)	NVVDD (V) (A) (W)			FBVDD (1.5V) (A) (W)		FBVDDQ (GPU+Mem) (1.5V) (A) (W)		PCI Express (1.05V) (6) (mA) (W)		I/O and PLLVDD (1.8V) (mA) (W)		I/O and PLLVDD (1.05V) (mA) (W)		Other (3.3V) (mA) (W)	
N10M-GE 64bit 512MB DDR3	13.36	2.93	TBD	TBD	11.89	10.70	0.66	0.99	2.16	3.24	792	0.83	75	0.14	63	0.07	100	0.33
N10M-GS 64bit 512MB DDR3	14.29	3.10	TBD	TBD	11.53	11.53	0.70	1.05	2.28	3.42	817	0.86	75	0.14	63	0.07	100	0.33
N10M-LP 64bit 512MB DDR3	8.28	2.91	TBD	TBD	6.60	5.61	0.62	0.93	2.20	3.3	782	0.82	75	0.14	63	0.07	100	0.33

Power Sequence

The ramp time for any rail must be more than 40us




Width=4 mil ,
Spacing: 15mil
(55Ohm)

Trace Close CPU < 0.5'

Width=4 mil ,
Spacing: 15mil
(55Ohm)

Layout note: Z0=55 ohm
0.5" max for GTLREF.




layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0


TRACE CLOSELY CPU < 0.5'






COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)
COMP1, COMP3 layout : Width 5mils and Space 25mils (55Ohms)





Length match within 25 mils.
The trace width/space/other is
18/7/25.

Layout Note:
Route VCCSENSE and VSSSENSE traces at
27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (3/3)	
Size B	Document Number	KTW10/11_LA4142P		Rev	0.1
Date:	Wednesday, March 18, 2009	Sheet	7	of	53



Place the resistor within 500mils (1.27mm) of the (G)MCH PEGCOMP trace width and spacing is 20/25 mils.

Please check Power source if want support IAMT






<16> Strap Pin Table

CFG Register Table	
CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 = (TLS)chiper suite with no confidentiality 1 = (TLS)chiper suite with confidentiality
CFG8	Reserved
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order
CFG10 (PCIE Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational. * 1 = PCIE/SDVO are operating simul.


For Cantiga: 2.37kohm
For Crestline: 2.4kohm
For Calero: 1.5Kohm

Note: All LVDS data signals/and it's compliments should be routed Differentially



For Cantiga: 1.02kohm
For Crestline: 1.3kohm
For Calero: 255ohm


Security Classification	Compal Secret Data			Compal Electronics, Ltd.			
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Cantiga(3/6)-VGA/LVDS/TV		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	KIWB3/B4 LA4551P	0.1	
				Date	Wednesday, March 18, 2009	Sheet	10 of 53






Layout Note:
Place near JP3



Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA



FOR 3G ISSUE (SED) 20080826




Layout Note:
Place near JP3.203 & JP3.204



same with intel DDR3 CRB connection


DDR3 SO-DIMM B
REVERSE

Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/29	Deciphered Date	2007/09/29	DDR3 SO-DIMM B REVERSE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size	Document Number
					KIWB1/B2_LA4601P
				Date	Monday, April 27, 2009
				Sheet	15 of 53




GPI06	GPI05	N10M-GS	N10P-GS
GPU_VID1	GPU_VID0	VGA_CORE	P-State
0	0	0.8V	12
0	1	0.85V	12
1	1	0.9V	0, 10


Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT AND INFORMATION CONTAINING MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Docuement Number
			Width	NIWBA_LA5371P
			Version	15.000
			Page	16 of 63




UPDATE 0216




UPDATE 0216



MEMORY INTERFACE A




MEMORY INTERFACE C





Place Components Close to BGA

Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
DDR3	+1.5VS	40.2 ohm	60.4 ohm	40.2 ohm
GDDR3	+1.8VS	40.2 ohm	60.4 ohm	40.2 ohm

Must be used 1% resistor for driver calibration









CLK_48M_CR	C853	22P_0402_50V8J
CLK_48M_ICH	C854	22P_0402_50V8J
CLK_14M_ICH	C855	22P_0402_50V8J
CLK_14M_SIO	C856	22P_0402_50V8J



FOR 3G ISSUE (SED)




REQ PORT LIST	
PORT	DEVICE
REQ_3#	PCIE_EXP#
REQ_4#	PCIE_WLAN2
REQ_6#	PCIE_WLAN
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPLL






LCD POWER CIRCUIT



UMA LCD/PANEL BD. Conn.




VGA LCD/PANEL BD. Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS & DVI Connector		
				Size B	Document Number	Rev 0.1
				KIWB1/B2_LA4601P		
Date	Wednesday, March 18, 2009		Sheet	25	of	53



CRT Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2007/10/15		Deciphered Date		2008/10/15		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								R267 & T-OUT Connector							
								Size		Document Number		Rev		0.1	
								Custom		K1WFL/B2/LA160/P					
								Date		Wednesday, March 18, 2009		Sheet		26 of 53	




SATA PORT LIST	
PORT	DEVICE
0	HDD
1	ODD
2	X
3	X
4	ESATA
5	X


XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1






KIMB3374 LA4551P Security Classification		Compal Secret Data		Title m 4141P Electronic 11 Inc.							
Issued Date		2007/10/15		Deciphered Date		2008/10/15					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size Custom		Document Number JITRI_LA-4141P		Rev 0.1	
						Date: Wednesday, March 18, 2009		Sheet 30 of 53			

Mini-Express Card(Slot 1-TV TUNNER) 4.0mm high**Mini-Express Card(Slot 1-TV TUNNER) 4.0mm high**




0513 : CARD_3V3 旁路電阻 100K change to 4.7u CAP==>預留
0521 : change C79 form 4.7u to 0.1u, add R47 100K ohm,
change C526 form 1u to 4.7u




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/04	Deciphered Date	2006/10/06	Title	1394+3 in 1 Card
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-3691P
				Date: Wednesday, March 18, 2009	Rev 1.0
				Sheet 34 of 53	


SATA HDD Conn.




SATA ODD Conn.




ESATA and USB Conn.



Security Classification	Compal Secret Data			Title		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc. HDD & ODD Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number KIWB1/B2_LA4601P	Rev 0.1
				Date:	Wednesday, March 18, 2009	Sheet 35 of 53




SubWoofer Conn. Speaker Connector



Audio Jack

EMI 20080826



Audio Jack MIC IN


Headphone

G1442 SubWoofer Amplifier


1nd = APA3011 (SA00001JM00)

2nd = TPA6211 (SA621110010)

ONLY FOR 15.6W



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	AMP, Audio speaker CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
				Date: Wednesday, March 18, 2009	Sheet 37 of 53



ENE ISSUE CHANGE FROM 4.7uF TO 1uF
20080606

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2007/10/15	Deciphered Date	2008/10/15	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					BIOS & EC I/O Port			
					Size	Document Number		Rev
					Custom	JITR1_LA-4141P		0.1
					Date:	Wednesday, March 18 2009		Sheet

INT_KBD Conn.

INT_KBD Conn.

KS0[0..7] <38,42>
KSO[0..15] <38>

KS02 C697 1 2 @100P_0402_50V8J
KSO15 C699 1 2 @100P_0402_50V8J
KSO6 C701 1 2 @100P_0402_50V8J
KSO8 C703 1 2 @100P_0402_50V8J
KSO13 C705 1 2 @100P_0402_50V8J
KSO12 C707 1 2 @100P_0402_50V8J
KSO11 C709 1 2 @100P_0402_50V8J
KSO10 C711 1 2 @100P_0402_50V8J
KSO3 C713 1 2 @100P_0402_50V8J
KSO4 C715 1 2 @100P_0402_50V8J
KS0 C717 1 2 @100P_0402_50V8J
KSO0 C719 1 2 @100P_0402_50V8J


KS01 C698 1 2 @100P_0402_50V8J
KSO7 C700 1 2 @100P_0402_50V8J
KS02 C702 1 2 @100P_0402_50V8J
KSO5 C704 1 2 @100P_0402_50V8J
KS03 C706 1 2 @100P_0402_50V8J
KS014 C708 1 2 @100P_0402_50V8J
KS07 C710 1 2 @100P_0402_50V8J
KS06 C712 1 2 @100P_0402_50V8J
KS05 C714 1 2 @100P_0402_50V8J
KS04 C716 1 2 @100P_0402_50V8J
KSO9 C718 1 2 @100P_0402_50V8J
KS01 C720 1 2 @100P_0402_50V8J

+5VS
470 0402 5% 2
470 0402 5% 2
<38> NUM_LED#
<38> CAPS_LED#

KS01 1
KS07 2
KS06 3
KSO9 4
KS04 5
KS05 6
KSO0 7
KS02 8
KS03 9
KSO5 10
KSO1 11
KS010 12
KSO2 13
KSO4 14
KSO7 15
KSO8 16
KSO6 17
KSO3 18
KSO12 19
KSO13 20
KSO14 21
KSO11 22
KSO10 23
KSO15 24
R770 25
R771 26
27
28
29
30

JP13
G1 31
G2 32
ACES_85201-3005N

CONN PIN define need double check



The schematic diagram shows the internal circuitry of the A3212ELHLT-T_SOT23W-3 LED driver. The input is +3VALW, which passes through a 100K resistor (R565) and a 0.1uF capacitor (C721) to the VDD pin of the IC. The GND pin is connected to ground. The output of the IC is connected to the LID_SW# signal, which is also connected to a 10pF capacitor (C722) to ground. The output signal is labeled LID_SW# <38>.

Diagram illustrating the Kill Sw# pin configuration. The pin is connected to a +3VALW supply through a resistor R632 (100K_0402_5%). The pin is also connected to the SW2 pin of the LSM12-P-V-T-R_3P module. The pin is labeled with a value of 100K_0402_5%.

To TP/B Conn.

<38> TP_CLK
<38> TP_DATA

+5VS

C723
0.1U_0402_16V4Z

C724
100P_0402_50V8J

C725
100P_0402_50V8J

TP_CLK
TP_DATA

J15





E&T_6905-E04N-00R
ME@

CONN PIN define need double check

[illegible]



Security Classification		Compal Secret Data		Compal Electronics, Inc. KB /SW /LPC Debug Conn. KIWB1/B2_LA4601P		
Issued Date	2007/10/15	Deciphered Date	2008/10/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				Size Document Number Rev A KIWB1/B2_LA4601P 0.1		
				Date: Wednesday, March 18, 2009 Sheet 39 of 53		

FOR EC 16M SPI ROM




LED








SC500005B00, If=5mA, Vf=2.7V~3.15V, R=460~390ohm









Security Classification		Compal Secret Data		Compal Electronics, Inc. LED/EC SPI ROM K1WB1/B2_LA4601P		
Issued Date	2007/10/15	Deciphered Date	2008/10/15			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date: Wed/Nov/04 March 18 2009 Sheet 40 of 53		



Security Classification	Compal Secret Data						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONIC				Title			
				Size	Document Number		Rev
				Date:		Sheet	




Security Classification	Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Jack & SW connector
				Size Custom
				Document Number
				KIWB1/B2_LA4601P
				Rev 0.1
				Date: Wednesday, March 18, 2009
				Sheet 42 of 53




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface		
				Size	Document Number	Rev
				Custom	KIWB1/B2_LA4601P	0.1
				Date:	Monday, April 27, 2009	Sheet 43 of 53

DC030006J00




VIN




Vin Detector

High	18.135	17.566	17.011
Low	14.866	14.355	14.063

SP093MX0000




RTC Battery



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2008/05/21		Deciphered Date		2009/05/21		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DCIN & DETECTOR					
						Size		Document Number		Rev	
						Custom				0.1	
Date:		Wednesday, March 18, 2009				Sheet		44 of 53			

5
3
2
1
D
C
B
A



NB10M-GS1
(Remove PR620)

GPI06 GPI05	
GPU_VID1	GPU_VID0
0	0
1	0

0.92V

NB10P-GE1

GPI06 GPI05	
GPU_VID1	GPU_VID0
0	0
1	0

0.9V

GPI06 GPI05	
GPU_VID1	GPU_VID0
0	0
1	0

1.1V

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Improve charge output current accuracy.	P46	Change PU301 Pin 11 VDACC source form 24751_VRFE to +EC_AVCC.	20080725	DVT
2	Improve CPU_CORE transient response.	P50	Change PR801, PR848 from 15.4k_0402_1% to 17.8k_0402_1% Change PR840, PR850 from 196k_0402_1% to 69.8k_0402_1% Change PC829, PC835 from 0.022u to 0.033u.	20080804	DVT
3	Adjust loadline.	P50	Change PR839 from 5.76k_0402_1% to 4.02k_0402_1%	20080804	DVT
4	Reduce VGA_CORE ripple.	P49	Add PC633, PC634 10u_0603_6.3V_V6M. Add PC619 330u_2.5V_R9M	20080804	DVT
5	Improve VGA_CORE efficiency at heavy load.	P49	Add PD601	20080804	DVT
6	Adjust 0.75V power sequence.	P48	Add PR534.	20080813	DVT
7	Adjust power sequence.	P48 P49	Change PR525 from 0 to 27K. PR526 from 0 to 100k. Add 0.1u_0402 at PC630 0.22u_0402 at PC536.	20080813	DVT
8	For customer upgrade VGA to N10X.	P49	Change PQ603 from SI4686 to SI7686DP. Change PQ604, PQ605 from FDMS670 to SI4634DY. Change PL602 from 1u to .88u. Change PC615 from 220u ESR15 to 330u ESR9.	20080813	DVT
9	Reserve OSR to reduce overshoot.	P50	Add PR865	20080813	DVT
10	Improve VGA CORE driver ability for upgrade VGA chip from N9X to N10X.	P49	Change PU602 VGA CORE solution from TPS51117 to ISL6269A	20080823	DVT
11	Reduce power board band.	P47 P48 P49 P50	Change PR403, PR405, PR519, PR527, PR603, PR611, PR841, PR846 to 2.2ohm at BOM. Change PR402, PR404, PR520, PR528, PR604, PR612, PR819, PR829 to 4.7ohm at BOM. Change PC414, PC415 to 330p_0402_50V at BOM. Change PC542, PC608, PC618, PC815, PC823 680P_0603_50V7K at BOM. Change PC532 to 470P_0603_50V7K. Add PC546 220P_0402_50V7K. Add PC405, PC544, PC602, PC617, PC806 330P_0402_50V7K. Add PC545 470P_0402_50V7K. Add PC533, PC547 680P_0402_50V7K.	20080826	DVT
12	Change 1.8V sequence the same with 1.8VS.	P49	Add PR617, PR631, PR637.	20080902	DVT
13	For solve charger unstable.	P46	Add PC331 10u_1206_25V6M	20080902	DVT
14	Adjust power sequence.	P49	Change PR617, PR632 to 100k_0402_1%. Add PC604, PC631 to 0.1u_0402.	20080905	DVT
15	Reduce power board band.	P46	Add PC332 1000P_0402_50V7K	20081013	PVT
16	Reserve VDACC power connect to 24751_VREF and EC_AVCC	P46	Add PR336, PR337 0_0402_5%	20081015	PVT
17	Reduce power board band.	P44	Add PC112, PC113 0.1U_0603_50V7K	20081022	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2007/09/20		2008/09/20		PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	
				Document Number <Doc>	
				Rev 0.1	
Date: Wednesday, March 18, 2009				Sheet 51 of 53	

Compal Electronics, Inc.			
Title			
HW PIR			
Size	Document Number		Rev
B	KWB1/B2_LA4602P		1.0
Date:	Wednesday, March 18, 2009	Sheet	53 of 53