

Compal Confidential

Schematics Document

Intel Huron River Platform
Sandy Bridge (Dual Core BGA 1023) With
Cougar Point Core Logic

LA-7401P


2011-03-24

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Rev 1.0
				Date Sunday, April 10, 2011	Sheet 1 of 56

Compal Confidential

Model Name : PAJ80(14" UMA/Dis)/PAJ90(15.6" UMA/Dis)
File Name : LA-7401P



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
BATT+	Battery power supply (12.6V)	NA	NA	NA
B+	AC or battery power rail for power circuit.	NA	NA	NA
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_DGPU	+1.05VS to +1.05VS_DGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS	+VCCPP to +1.05VS switched power rail for CPU,PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+VRAM_1.5VS	+1.5V to +VRAM_1.5VS power rail for GPU	ON	OFF	OFF
+1.8VS	+5VALW to 1.8VS switched power rail to CPU,PCH	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+LAN_IO	+3VALW to +LAN_IO power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				


STATE	SIGNAL							
	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 1.1	Port	2 External USB Port
EHCI1	UHCI0	0	CONN
		1	CONN
		2	CONN
	UHCI1	3	Camera
		4	Mini Card(WLAN/BT)
		5	NA
EHCI2	UHCI3	6	
		7	
		8	NA
	UHCI4	9	NA
		10	Card Reader
		11	
	UHCI5	12	
		13	

BTO Option Table

BTO Item	BOM Structure
Optimus	OPT@
Connector	CONN@
Unpop	@
14" PCB	14@
15.6" PCB	15@
UMA PCB	UMA@
Dis PCB (Optimus)	OPT@
X76 512M	512M@
X76 1G	1G@



PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	NVIDIA GPU	9E H	1001 1110 b

SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM 0 SODIMM 1	WLAN WWAN	LCD DDC ROM	HDMI DDC ROM	PCH	GPU
EC_SMB_CK1	KB930	V							
EC_SMB_DA1									
EC_SMB_CK2	KB930							V	V
EC_SMB_DA2									
PCH_LCD_CLK	PCH					V			
PCH_LCD_DATA									
SDVO_SCLK	PCH						V		
SDVO_SDATA									
PCH_SMBCLK	PCH			V	V				
PCH_SMBDATA									

<PCH>

<PCH>

eDP_COMPPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

+1.05VS
R19
24_9_0402_1%

EDP_COMP
AF3
AD2
AG11
AG4
AF4
AG3
AC4
AE11
AE7
AC1
AA4
AE10
AE6

SANDY-BRIDGE_BGA1023-D

PCI EXPRESS -- GRAPHICS

DMI

Intel(R) FDI

DP

PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMP

PEG_RX#0
PEG_RX#1
PEG_RX#2
PEG_RX#3
PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#7
PEG_RX#8
PEG_RX#9
PEG_RX#10
PEG_RX#11
PEG_RX#12
PEG_RX#13
PEG_RX#14
PEG_RX#15

PEG_RX#0
PEG_RX#1
PEG_RX#2
PEG_RX#3
PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#7
PEG_RX#8
PEG_RX#9
PEG_RX#10
PEG_RX#11
PEG_RX#12
PEG_RX#13
PEG_RX#14
PEG_RX#15

PEG_TX#0
PEG_TX#1
PEG_TX#2
PEG_TX#3
PEG_TX#4
PEG_TX#5
PEG_TX#6
PEG_TX#7
PEG_TX#8
PEG_TX#9
PEG_TX#10
PEG_TX#11
PEG_TX#12
PEG_TX#13
PEG_TX#14
PEG_TX#15

PEG_TX#0
PEG_TX#1
PEG_TX#2
PEG_TX#3
PEG_TX#4
PEG_TX#5
PEG_TX#6
PEG_TX#7
PEG_TX#8
PEG_TX#9
PEG_TX#10
PEG_TX#11
PEG_TX#12
PEG_TX#13
PEG_TX#14
PEG_TX#15

G3
G1
G4

+1.05VS
R18
24_9_0402_1%

H22
J21
B22
D21
A19
D17
B14
A11
B6
G8
B10
G8
A8
H8
E5
K7

K22
K19
C21
D19
D16
C13
D12
C11
C9
F8
C8
C5
H6
F6
K6

G22
C23
D23
E21
H19
C17
K15
E17
F14
A15
J14
H13
M10
F10
D9
J4

E22
A23
D24
E21
G19
B18
K17
G17
E14
C15
K13
G13
K10
G10
D8
K4

C16	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N15
C17	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N14
C18	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N13
C19	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N12
C20	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N11
C21	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N10
C22	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N9
C23	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N8
C24	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N7
C25	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N6
C26	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N5
C27	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N4
C28	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N3
C29	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N2
C30	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N1
C31	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX N0
C32	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P15
C33	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P14
C34	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P13
C35	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P12
C36	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P11
C37	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P10
C38	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P9
C39	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P8
C40	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P7
C41	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P6
C42	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P5
C43	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P4
C44	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P3
C45	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P2
C46	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P1
C47	1	2	OPT@	0.1U	0402	16V7K	PEG HTX C GRX P0

PEG_ICOMPI and RCOMP signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

<PEG>











PEG GTX C HRX N0..15
PEG GTX C HRX P0..15
PEG HTX C GRX N0..15
PEG HTX C GRX P0..15

<PEG>


Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)




PVT:Remove XDP connector for ESD request




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/23				PROCESSOR(2/7) PM,XDP,CLK			
Deciphered Date				2011/08/25				Rev 1.0			
Title				Document Number				Monday, April 11, 2011			
Date				Sheet 5 of 56							







CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	★ 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

1.9m [Loadline Design


SV type CPU

+CPU_CORE

Mid-Frequency Decoupling




Low-Frequency Decoupling



Note:
2Pin 470uF PV SGA00004200
Need confirm Type with Power Team before SMT

DVT:Reserved C918 (Co-layout C106)
DVT:Update C105 C106 C107 C108 footprint

High-Frequency Decoupling



53A

U2F

VCCIO[1] AF46
VCCIO[2] AG48
VCCIO[3] AG50
VCCIO[4] AS51
VCCIO[5] AJ17
VCCIO[6] AJ21
VCCIO[7] AJ25
VCCIO[8] AJ43
VCCIO[9] AJ47
VCCIO[10] AK50
VCCIO[11] AK51
VCCIO[12] AL14
VCCIO[13] AL15
VCCIO[14] AL16
VCCIO[15] AL22
VCCIO[16] AL20
VCCIO[17] AL26
VCCIO[18] AL45
VCCIO[19] AM18
VCCIO[20] AM19
VCCIO[21] AM17
VCCIO[22] AM21
VCCIO[23] AM43
VCCIO[24] AM47
VCCIO[25] AN20
VCCIO[26] AN22
VCCIO[27] AN42
VCCIO[28] AN45
VCCIO[29] AN48
VCCIO[30] AA14
VCCIO[31] AB17
VCCIO[32] AB20
VCCIO[33] AC13
VCCIO[34] AD18
VCCIO[35] AD21
VCCIO[36] AE14
VCCIO[37] AE15
VCCIO[38] AF18
VCCIO[39] AF20
VCCIO[40] AG15
VCCIO[41] AG16
VCCIO[42] AG17
VCCIO[43] AG20
VCCIO[44] AG21
VCCIO[45] AJ14
VCCIO[46] AJ15
VCCIO[47] AJ15
VCCIO[48] AJ15
VCCIO[49] AJ15

CORE SUPPLY

PEG AND DDR

POWER

QUIET RAILS


SVID

SENSE LINES



VCCIO[30] AA14
VCCIO[31] AB17
VCCIO[32] AB20
VCCIO[33] AC13
VCCIO[34] AD18
VCCIO[35] AD21
VCCIO[36] AE14
VCCIO[37] AE15
VCCIO[38] AF18
VCCIO[39] AF20
VCCIO[40] AG15
VCCIO[41] AG16
VCCIO[42] AG17
VCCIO[43] AG20
VCCIO[44] AG21
VCCIO[45] AJ14
VCCIO[46] AJ15
VCCIO[47] AJ15
VCCIO[48] AJ15
VCCIO[49] AJ15

18A






Mid-Frequency Decoupling



High-Frequency Decoupling




Mid-Frequency Decoupling





Security Classification	Compal Secret Data		
Issued Date	2010/08/23	Deciphered Date	2011/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
PROCESSOR(5/7) PWR,BYPASS			
Title	Document Number	Rev	1.0
Size	Custom	Date	Sunday, April 10, 2011
Sheet	8	of	56


[illegible]


+1.5V_CPU_VDDQ Source










Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(7/7) VSS	
Size	Document Number	Rev		1.0	
Date:	Monday, April 11, 2011	Sheet	10 of 56		












HDMI D2
HDMI D1
HDMI D0
HDMI CLK


GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up

* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable








GPIO27
PCH_GPIO27 (Have internal Pull-High)

* High: VCCVRM VR Enable
Low: VCCVRM VR Disable




SATA2GP/GPIO36 & SATA3GP/GPIO37
Sampled at Rising edge of PWROK.
Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
NOTE: This signal should NOT be pulled high when strap is sampled




Note: High - CRT Plugged

For Optimus




DVT:Add PCH_GPIO49 net off page




GPIO

NCTF




Project ID	GPIO69
14"	0
15.6"	1

Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disable(floating) *





Layout note: CLOSE TO THE BRANCHING POINT

Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>					
Issued Date		2010/08/23		Deciphered Date		2011/08/25		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<i>PCH (6/9) GPIO, CPU, MISC</i>					
						Size		Document Number		Rev	
						Custom				1.0	
Date:						Monday, April 11, 2011		Sheet 18 of 56			




PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS	
Size	Custom	Document Number		Date:	Rev
Sunday, April 10, 2011	Sheet	21	of	56	1.0




Security Classification		Compal Secret Data		Compal Electronics, Inc. VGA_PCIE/DAC/GPIO	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					Rev 1.0
				LA-7401P	
				Date:	Monday, April 11, 2011
				Sheet	22 of 56




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA_STRAPS	
Size		Document Number		Rev	
		LA-7401P		1.0	
Date:		Sunday, April 10, 2011		Sheet 23 of 56	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA_GND	
				Size	Document Number
				LA-7401P	
				Date:	Sunday, April 10, 2011
				Sheet	26 of 56
				Rev	1.0



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2010/08/23		Deciphered Date		2011/08/25		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								VGA_MEM Interface C		
								Size	Document Number	
								LA-7401P		1.0
Date:								Sunday, April 10, 2011		Sheet 28 of 56


Memory Partition A - Lower 32 bits



GB2-128
Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition A - Upper 32 bits



Memory Partition C - Lower 32 bits



EVT:Del B ch VRAM

GB2-128
Mode E - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition C - Upper 32 bits






EVT:Del B ch VRAM





GB2-128
Mode E - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



LCD POWER CIRCUIT





LCD/LED PANEL Connector



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/23				Title			
Deciphered Date				2011/08/25				LVDS Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date: Monday, April 11, 2011				Sheet				34 of 56			




HDMI Connector




Note: Reresve for RF

<16> PCH_DPB_P2	C497	2	1	0.1U_0402_16V7K	HDMI_TX2+
<16> PCH_DPB_N2	C496	2	1	0.1U_0402_16V7K	HDMI_TX2-
<16> PCH_DPB_P1	C495	2	1	0.1U_0402_16V7K	HDMI_TX1+
<16> PCH_DPB_N1	C494	2	1	0.1U_0402_16V7K	HDMI_TX1-
<16> PCH_DPB_P0	C493	2	1	0.1U_0402_16V7K	HDMI_TX0+
<16> PCH_DPB_N0	C492	2	1	0.1U_0402_16V7K	HDMI_TX0-
<16> PCH_DPB_P3	C499	2	1	0.1U_0402_16V7K	HDMI_CLK+
<16> PCH_DPB_N3	C498	2	1	0.1U_0402_16V7K	HDMI_CLK-




DVT::<EMI>L20 L23 L24 L25 @-->SMT




Lane Reversed on Page 16


CRT Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc. CRT Connector		
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.1
				Date:	Sunday, April 10, 2011	Sheet 36 of 56




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	LAN Realtek RTL8111E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number LA-7401P	1.0
Date	Monday, April 11, 2011		Sheet	37	of 56




Pre MP:CA19,CA20,CA25,CA26-->SMT


Speaker Connector




EC BEEP






Beep sound






Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/07	Deciphered Date	2012/10/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SPK/Jack
Size	Document Number	LA-7401P		Rev 1.0
Date:	Monday, April 11, 2011	Sheet	39 of 56	

SATA HDD1 Connector




<14" SATA ODD Connector>






Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/08/23		Deciphered Date		2011/08/25			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				HDD/ODD Connector					
				Size		Document Number		Rev	
				Custom				1.0	
				Date:				Sunday, April 10, 2011	
				Sheet		40		of 56	





Wireless LAN




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 1.0
				Date	Monday, April 11, 2011
				Sheet	41 of 56








INT_KBD Connector
New key board

Key board pin define (Down)
CIS symbol (DVT)
CIS symbol (PVT need reverse pin define)



PVT:Update JKB1 footprint



EVT:Check pin define

PVT:Update JTP1 footprint

<Power Button/Lid B conn>

<Power on LED>

Pre MP:Add R1003 R1004

Power Button

DVT:R759 pin1 +3VALW-->+3VALW_EC



DVT:Update JPWR1 footprint and pin define

Pre MP:Update JPWR1 pin define

<AC in LED>


DVT:Add R959 for DC in LED control

<HDD LED>





Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/08/23		Deciphered Date		2011/08/25		Title	
								KB/TP/LED/FUNC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size B		Document Number				Rev 1.0	
		Date:		Monday, April 11, 2011		Sheet		44 of 56	


+1.05VS to +1.05VS_DGPU




+3VS TO +3VS_DGPU




+1.5V to +VRAM_1.5VS



FAN Connector



CPU screw hole




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Optimus Power/FAN/Screw Hole	
				Size	Rev
				Custom	1.0
				Date:	Sheet
				Sunday, April 10, 2011	45 of 56

+3VALW TO +3VALW(PCH AUX Power)


Short J1 for PCH VCCSUS3.3

J1 need to open




PVT:<Memo>Fine tune +3VALW_PCH power


+5VALW TO +5VS



+3VALW TO +3VS




PVT:R780 R772 +5VALW-->VL





Q9A on P10

+1.5V to +1.5VS




Q34A on P43


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/08/23		Deciphered Date		2011/08/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				DC-DC Interface			
				Size	Document Number	Rev	
		Custom				1.0	
Date:				Sunday, April 10, 2011		Sheet 46 of 56	




RTC Battery




X7999651L01




Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	DB-806P
Date: Monday, April 11, 2011				Sheet	47 of 56
				Rev	0.1




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Title	PWR-3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number DB-806P
				Date: Monday, April 11, 2011	Rev 0.1
				Sheet 49 of 56	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Title	PWR-VCCPP/1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number DB-806P
				Date: Monday, April 11, 2011	Rev 0.1
				Sheet 51 of 56	



+VCCSAP
TDC 4.8A
Peak Current 6A

VID[1]	VCCSA Vout	Required	Require on 2012
0	0.9V	Yes	Yes
1	0.8V	Yes	Yes



VGA_COREP
TDC:TBC A
Peak Current:21.56 A
OCP current:TDB A

Alert# PU resistor need close CPU,
so the PU resistor in HW schematic,
but DAT and CLK need close PWM-IC,
so the PU resistor in POWER schematic.

*Iccmax in Turbo Mode for SV (35W) is 53A

+CPU_CORE


Icc-max=53A
Rdson=3.6~4.5m ohm
DCR=1.1m ohm
HW output cap:
(1) 10U_0805_4V *10
(2) 22U_0805_6.3V *15
(3) 470U_D2_2V *4 (ESR=4.5m ohm)

*OCP setting value=71.5A

+VGFX_COREP

Ipeak=26A, Imax=18.2A, 1.2Ipeak=31.2A
Rdson=3.6~4.5m ohm
DCR=1.1m ohm
HW output cap:
(1) 22U_0805_6.3V *12
(2) 470U_D2_2V *2 (ESR=4.5m ohm)




*OCP setting value=37A




Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Monday, April 11, 2011				Sheet	54 of 56

PWR-CPU CORE/GFX CORE

DB-806P



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-BATTERY CONN	
Size		Document Number		Rev	
Custom		DB-806P		0.1	
Date:		Monday, April 11, 2011		Sheet	55 of 56



Security Classification		Compal Secret Data							
Issued Date		2009/08/23		Deciphered Date		2011/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				PWR-LED Converter					
				Size B		Document Number		Rev	
				DB-806P				0.1	
				Date: Sunday, April 10, 2011		Sheet 56		of 56	

www.s-manuals.com