

Compal Confidential

Z5WAE Schematics Document

AMD "Beema" Platform

AMD 25W APU With Puma+ Core and 25W DGPU with Jet


LA-B231P REV: 1.0

2014-03-27


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	COVER PAGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Z5WAE LA-B231P	1.0
				Date: Thursday, March 27, 2014	Sheet 1 of 45

Compal Confidential

Model Name : Z5WAE




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Z5WAE LA-B231P	1.0
				Date: Thursday, March 27, 2014	Sheet 2 of 45



Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+0.95VALW	0.95V always on power rail	ON	ON	ON
+0.95VS	0.95V switched power rail	ON	OFF	OFF
+1.8VALW	1.8V always on power rail	ON	ON	ON
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for APU and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTC_APU	RTC power	ON	OFF	OFF
+3VSDGPU	VGA power	ON	OFF	OFF
+1.8VSDGPU	VGA power	ON	OFF	OFF
+1.5VSDGPU	VGA power	ON	OFF	OFF
+0.95VSDGPU	VGA power	ON	OFF	OFF
+VGA_CORE	VGA power	ON	OFF	OFF

EC SMBus Port1 (+3VALW)			EC SMBus Port2 (+3VS)		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	SB-TSI (APU)	1001 100X b	98H
			VGA Temp.		41H



BOM Structure	BTO Item
@	Unpop
CONN@	Connector part control by ME
EMI@	EMI pop component
@EMI@	EMI unpop component
ESD@	ESD pop component
@ESD@	ESD unpop component
AL@	Auto Load EC ROM
RS@	R-short
JP@	Jump
TP@	Test point
SP@	Short pad for clear CMOS
1DMIC@	Use 1 DMIC
2DMIC@	Use 2 DMIC
45@	HDMI royalty
9012@	Use KBC9012
9022@	Use KBC9022
A6@	Use A6 APU
E1@	Use E1 APU
BL@	Keyboard backlight
TPM@	Use discrete TPM module
TPUSB@	Use USB to I2C IC for T/P
TPSMB@	Use APU SMBus for T/P
VGA@	Have discrete graphic
MARS@	Use Opal
JET@	Use Jet
128@	Dual channel VRAM,pop with MARS@
X76@	VRAM type select, control by X76XX@
X76XX@	VRAM type select, control level X76

Board ID	PCB Revision
0	EVT
1	DVT
2	PVT
3	
4	
5	
6	
7	



<i>SIGNAL</i> <i>STATE</i>	<i>SLP_S3#</i>	<i>SLP_S5#</i>	<i>+VALW</i>	<i>+V</i>	<i>+VS</i>	<i>Clock</i>
<i>Full ON</i>	<i>HIGH</i>	<i>HIGH</i>	<i>ON</i>	<i>ON</i>	<i>ON</i>	<i>ON</i>
<i>S1 (Power On Suspend)</i>	<i>HIGH</i>	<i>HIGH</i>	<i>ON</i>	<i>ON</i>	<i>ON</i>	<i>LOW</i>
<i>S3 (Suspend to RAM)</i>	<i>HIGH</i>	<i>HIGH</i>	<i>ON</i>	<i>ON</i>	<i>OFF</i>	<i>OFF</i>
<i>S4 (Suspend to Disk)</i>	<i>LOW</i>	<i>HIGH</i>	<i>ON</i>	<i>OFF</i>	<i>OFF</i>	<i>OFF</i>
<i>S5 (Soft OFF)</i>	<i>LOW</i>	<i>LOW</i>	<i>ON</i>	<i>OFF</i>	<i>OFF</i>	<i>OFF</i>

G-A ——— +RTC
EC_ON


G-B ——— +3VALW/+5VALW
+1.8VALW
+0.95VALW
SYSON

G-C ——— +1.5V
SUSP#

G-D ——— +3VS
+1.8VS
+1.5VS
+0.95VS
VR_ON

G-E ——— +APU_CORE
+APU_CORE_NB

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	NOTES LIST	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST INFORMATION TECHNOLOGY CO., LTD. TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Form	Document Number	Rev
				18	Z5WAE LA-B231P	1.0
				Date:	Thursday, March 27, 2014	Sheet 4 of 45



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	P05-FT3 MEMORY INTERFACE/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number Z5WAE LA-B231P
				Date: Thursday, March 27, 2014	Sheet 5 of 45




HDMI


eDP

CRT

HDT+




PU +1.8VS




Close To PU801

Close To APU's Pin



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/27				Deciphered Date			
				2016/03/27				Title			
								FT3 DISP/MISC/HDT			
								Document Number			
								Z5WAE LA-B231P			
								Rev			
								1.0			
								Date			
								Thursday, March 27, 2014			
								Sheet			
								6 of 45			



32.768KMHZ CRYSTAL

STRAPS OF APU

	LPC_FRAME#	LPC_CLK0_EC	LPC_CLK1	GEVENT2_L	RTC_CLK
H	SPI ROM (DEFAULT)	BOOT FAIL TIMER ENABLED	CLKGEN ENABLE (DEFAULT)	1.8V SPI ROM	NORMAL POWR UP/RESET TIMING (DEFAULT)
L	LPC ROM	BOOT FAIL TIMER DISABLED (DEFAULT)	CLKGEN DISABLED	3.3V SPI ROM (DEFAULT)	FAST POWER UP/RESET TIMING FOR SIMULATION

Security Classification: Compal Secret Data

Issued Date: 2014/03/27

Deciphered Date: 2016/03/27


Title: FT3 GPIO/AZ/MISC/STRAPS

Document Number: Z5WAE LA-B231P


Rev: 1.0

Date: Thursday, March 27, 2014


Sheet: 7 of 45




CORE POWER OF APU




INTEGRATED GPU POWER OF APU




+1.5V/+1.5VS OF APU



+0.95VALW/+0.95VS OF APU



+1.8VALW/+1.8VS OF APU



3A


UAPUIF	POWER	UAPUIG	UAPUIH
J35	VDDIO MEM_S_1	VSS_1	W29
L32	VDDIO MEM_S_2	VSS_2	W39
L37	VDDIO MEM_S_3	VSS_3	W41
N35	VDDIO MEM_S_4	VSS_4	Y2
R31	VDDIO MEM_S_5	VSS_5	Y2
R37	VDDIO MEM_S_6	VSS_6	K13
U35	VDDIO MEM_S_7	VSS_7	K17
U35	VDDIO MEM_S_8	VSS_8	K19
W31	VDDIO MEM_S_9	VSS_9	K21
W35	VDDIO MEM_S_10	VSS_10	K23
W39	VDDIO MEM_S_11	VSS_11	K25
AA31	VDDIO MEM_S_12	VSS_12	K27
AA35	VDDIO MEM_S_13	VSS_13	K29
AC35	VDDIO MEM_S_14	VSS_14	K31
AC37	VDDIO MEM_S_15	VSS_15	L3
AE31	VDDIO MEM_S_16	VSS_16	L7
AE35	VDDIO MEM_S_17	VSS_17	L8
AE37	VDDIO MEM_S_18	VSS_18	L10
AE39	VDDIO MEM_S_19	VSS_19	L11
AE35	VDDIO MEM_S_20	VSS_20	L15
AE37	VDDIO MEM_S_21	VSS_21	L19
AE39	VDDIO MEM_S_22	VSS_22	L21
AE35	VDDIO MEM_S_23	VSS_23	L25
AE37	VDDIO MEM_S_24	VSS_24	L27
AE39	VDDIO MEM_S_25	VSS_25	L29
AE35	VDDIO MEM_S_26	VSS_26	M1
AE37	VDDIO MEM_S_27	VSS_27	M2
AE39	VDDIO MEM_S_28	VSS_28	M3
AE35	VDDIO MEM_S_29	VSS_29	N7
AE37	VDDIO MEM_S_30	VSS_30	N15
AE39	VDDIO MEM_S_31	VSS_31	N19
AE35	VDDIO MEM_S_32	VSS_32	N25
AE37	VDDIO MEM_S_33	VSS_33	N29
AE39	VDDIO MEM_S_34	VSS_34	N39
AE35	VDDIO MEM_S_35	VSS_35	P1
AE37	VDDIO MEM_S_36	VSS_36	P2
AE39	VDDIO MEM_S_37	VSS_37	R3
AE35	VDDIO MEM_S_38	VSS_38	R7
AE37	VDDIO MEM_S_39	VSS_39	R15
AE39	VDDIO MEM_S_40	VSS_40	R19
AE35	VDDIO MEM_S_41	VSS_41	R25
AE37	VDDIO MEM_S_42	VSS_42	R29
AE39	VDDIO MEM_S_43	VSS_43	R39
AE35	VDDIO MEM_S_44	VSS_44	R41
AE37	VDDIO MEM_S_45	VSS_45	R45
AE39	VDDIO MEM_S_46	VSS_46	R49
AE35	VDDIO MEM_S_47	VSS_47	R59
AE37	VDDIO MEM_S_48	VSS_48	U7
AE39	VDDIO MEM_S_49	VSS_49	U8
AE35	VDDIO MEM_S_50	VSS_50	U11
AE37	VDDIO MEM_S_51	VSS_51	U15
AE39	VDDIO MEM_S_52	VSS_52	U19
AE35	VDDIO MEM_S_53	VSS_53	U25
AE37	VDDIO MEM_S_54	VSS_54	U29
AE39	VDDIO MEM_S_55	VSS_55	U31
AE35	VDDIO MEM_S_56	VSS_56	U35
AE37	VDDIO MEM_S_57	VSS_57	U39
AE39	VDDIO MEM_S_58	VSS_58	W3
AE35	VDDIO MEM_S_59	VSS_59	W5
AE37	VDDIO MEM_S_60	VSS_60	W11
AE39	VDDIO MEM_S_61	VSS_61	W15
AE35	VDDIO MEM_S_62	VSS_62	W19
AE37	VDDIO MEM_S_63	VSS_63	W25

UAPUIF	POWER	UAPUIG	UAPUIH
L13	VDDCR_CPU_1	VSS_1	W29
L17	VDDCR_CPU_2	VSS_2	W39
N11	VDDCR_CPU_3	VSS_3	W41
N13	VDDCR_CPU_4	VSS_4	Y2
N17	VDDCR_CPU_5	VSS_5	Y2
R11	VDDCR_CPU_6	VSS_6	K13
R13	VDDCR_CPU_7	VSS_7	K17
R17	VDDCR_CPU_8	VSS_8	K19
R19	VDDCR_CPU_9	VSS_9	K21
U13	VDDCR_CPU_10	VSS_10	K23
U17	VDDCR_CPU_11	VSS_11	K25
W13	VDDCR_CPU_12	VSS_12	K27
W17	VDDCR_CPU_13	VSS_13	K29
AA13	VDDCR_CPU_14	VSS_14	K31
AA17	VDDCR_CPU_15	VSS_15	L3
AC13	VDDCR_CPU_16	VSS_16	L7
AC17	VDDCR_CPU_17	VSS_17	L8
AE13	VDDCR_CPU_18	VSS_18	L10
AE17	VDDCR_CPU_19	VSS_19	L11
AE19	VDDCR_CPU_20	VSS_20	L15
AE21	VDDCR_CPU_21	VSS_21	L19
AE23	VDDCR_CPU_22	VSS_22	L21
AE25	VDDCR_CPU_23	VSS_23	L25
AE27	VDDCR_CPU_24	VSS_24	L27
AE29	VDDCR_CPU_25	VSS_25	L29
AE31	VDDCR_CPU_26	VSS_26	M1
AE33	VDDCR_CPU_27	VSS_27	M2
AE35	VDDCR_CPU_28	VSS_28	M3
AE37	VDDCR_CPU_29	VSS_29	N7
AE39	VDDCR_CPU_30	VSS_30	N15
AE41	VDDCR_CPU_31	VSS_31	N19
AE43	VDDCR_CPU_32	VSS_32	N25
AE45	VDDCR_CPU_33	VSS_33	N29
AE47	VDDCR_CPU_34	VSS_34	N39
AE49	VDDCR_CPU_35	VSS_35	P1
AE51	VDDCR_CPU_36	VSS_36	P2
AE53	VDDCR_CPU_37	VSS_37	R3
AE55	VDDCR_CPU_38	VSS_38	R7
AE57	VDDCR_CPU_39	VSS_39	R15
AE59	VDDCR_CPU_40	VSS_40	R19
AE61	VDDCR_CPU_41	VSS_41	R25
AE63	VDDCR_CPU_42	VSS_42	R29
AE65	VDDCR_CPU_43	VSS_43	R39
AE67	VDDCR_CPU_44	VSS_44	R41
AE69	VDDCR_CPU_45	VSS_45	R45
AE71	VDDCR_CPU_46	VSS_46	R49
AE73	VDDCR_CPU_47	VSS_47	R59
AE75	VDDCR_CPU_48	VSS_48	U7
AE77	VDDCR_CPU_49	VSS_49	U8
AE79	VDDCR_CPU_50	VSS_50	U11
AE81	VDDCR_CPU_51	VSS_51	U15
AE83	VDDCR_CPU_52	VSS_52	U19
AE85	VDDCR_CPU_53	VSS_53	U25
AE87	VDDCR_CPU_54	VSS_54	U29
AE89	VDDCR_CPU_55	VSS_55	U31
AE91	VDDCR_CPU_56	VSS_56	U35
AE93	VDDCR_CPU_57	VSS_57	U39
AE95	VDDCR_CPU_58	VSS_58	W3
AE97	VDDCR_CPU_59	VSS_59	W5
AE99	VDDCR_CPU_60	VSS_60	W11
AE101	VDDCR_CPU_61	VSS_61	W15
AE103	VDDCR_CPU_62	VSS_62	W19
AE105	VDDCR_CPU_63	VSS_63	W25

UAPUIF	POWER	UAPUIG	UAPUIH
U10	VDD_095_GFX_1	VSS_1	W29
U11	VDD_095_GFX_2	VSS_2	W39
U12	VDD_095_GFX_3	VSS_3	W41
U13	VDD_095_GFX_4	VSS_4	Y2
U14	VDD_095_GFX_5	VSS_5	Y2
U15	VDD_095_GFX_6	VSS_6	K13
U16	VDD_095_GFX_7	VSS_7	K17
U17	VDD_095_GFX_8	VSS_8	K19
U18	VDD_095_GFX_9	VSS_9	K21
U19	VDD_095_GFX_10	VSS_10	K23
U20	VDD_095_GFX_11	VSS_11	K25
U21	VDD_095_GFX_12	VSS_12	K27
U22	VDD_095_GFX_13	VSS_13	K29
U23	VDD_095_GFX_14	VSS_14	K31
U24	VDD_095_GFX_15	VSS_15	L3
U25	VDD_095_GFX_16	VSS_16	L7
U26	VDD_095_GFX_17	VSS_17	L8
U27	VDD_095_GFX_18	VSS_18	L10
U28	VDD_095_GFX_19	VSS_19	L11
U29	VDD_095_GFX_20	VSS_20	L15
U30	VDD_095_GFX_21	VSS_21	L19
U31	VDD_095_GFX_22	VSS_22	L21
U32	VDD_095_GFX_23	VSS_23	L25
U33	VDD_095_GFX_24	VSS_24	L27
U34	VDD_095_GFX_25	VSS_25	L29
U35	VDD_095_GFX_26	VSS_26	M1
U36	VDD_095_GFX_27	VSS_27	M2
U37	VDD_095_GFX_28	VSS_28	M3
U38	VDD_095_GFX_29	VSS_29	N7
U39	VDD_095_GFX_30	VSS_30	N15
U40	VDD_095_GFX_31	VSS_31	N19
U41	VDD_095_GFX_32	VSS_32	N25
U42	VDD_095_GFX_33	VSS_33	N29
U43	VDD_095_GFX_34	VSS_34	N39
U44	VDD_095_GFX_35	VSS_35	P1
U45	VDD_095_GFX_36	VSS_36	P2
U46	VDD_095_GFX_37	VSS_37	R3
U47	VDD_095_GFX_38	VSS_38	R7
U48	VDD_095_GFX_39	VSS_39	R15
U49	VDD_095_GFX_40	VSS_40	R19
U50	VDD_095_GFX_41	VSS_41	R25
U51	VDD_095_GFX_42	VSS_42	R29
U52	VDD_095_GFX_43	VSS_43	R39
U53	VDD_095_GFX_44	VSS_44	R41
U54	VDD_095_GFX_45	VSS_45	R45
U55	VDD_095_GFX_46	VSS_46	R49
U56	VDD_095_GFX_47	VSS_47	R59
U57	VDD_095_GFX_48	VSS_48	U7
U58	VDD_095_GFX_49	VSS_49	U8
U59	VDD_095_GFX_50	VSS_50	U11
U60	VDD_095_GFX_51	VSS_51	U15
U61	VDD_095_GFX_52	VSS_52	U19
U62	VDD_095_GFX_53	VSS_53	U25
U63	VDD_095_GFX_54	VSS_54	U29
U64	VDD_095_GFX_55	VSS_55	U31
U65	VDD_095_GFX_56	VSS_56	U35
U66	VDD_095_GFX_57	VSS_57	U39
U67	VDD_095_GFX_58	VSS_58	W3
U68	VDD_095_GFX_59	VSS_59	W5
U69	VDD_095_GFX_60	VSS_60	W11
U70	VDD_095_GFX_61	VSS_61	W15
U71	VDD_095_GFX_62	VSS_62	W19
U72	VDD_095_GFX_63	VSS_63	W25

UAPUIF	POWER	UAPUIG	UAPUIH
U73	VDD_095_GFX_64	VSS_64	W29
U74	VDD_095_GFX_65	VSS_65	W39
U75	VDD_095_GFX_66	VSS_66	W41
U76	VDD_095_GFX_67	VSS_67	Y2
U77	VDD_095_GFX_68	VSS_68	Y2
U78	VDD_095_GFX_69	VSS_69	K13
U79	VDD_095_GFX_70	VSS_70	K17
U80	VDD_095_GFX_71	VSS_71	K19
U81	VDD_095_GFX_72	VSS_72	K21
U82	VDD_095_GFX_73	VSS_73	K23
U83	VDD_095_GFX_74	VSS_74	K25
U84	VDD_095_GFX_75	VSS_75	K27
U85	VDD_095_GFX_76	VSS_76	K29
U86	VDD_095_GFX_77	VSS_77	K31
U87	VDD_095_GFX_78	VSS_78	L3
U88	VDD_095_GFX_79	VSS_79	L7
U89	VDD_095_GFX_80	VSS_80	L8
U90	VDD_095_GFX_81	VSS_81	L10
U91	VDD_095_GFX_82	VSS_82	L11
U92	VDD_095_GFX_83	VSS_83	L15
U93	VDD_095_GFX_84	VSS_84	L19
U94	VDD_095_GFX_85	VSS_85	L21
U95	VDD_095_GFX_86	VSS_86	L25
U96	VDD_095_GFX_87	VSS_87	L27
U97	VDD_095_GFX_88	VSS_88	L29
U98	VDD_095_GFX_89	VSS_89	M1
U99	VDD_095_GFX_90	VSS_90	M2
U100	VDD_095_GFX_91	VSS_91	M3
U101	VDD_095_GFX_92	VSS_92	N7
U102	VDD_095_GFX_93	VSS_93	N15
U103	VDD_095_GFX_94	VSS_94	N19
U104	VDD_095_GFX_95	VSS_95	N25
U105	VDD_095_GFX_96	VSS_96	N29
U106	VDD_095_GFX_97	VSS_97	N39
U107	VDD_095_GFX_98	VSS_98	P1
U108	VDD_095_GFX_99	VSS_99	P2
U109	VDD_095_GFX_100	VSS_100	R3
U110	VDD_095_GFX_101	VSS_101	R7
U111	VDD_095_GFX_102	VSS_102	R15
U112	VDD_095_GFX_103	VSS_103	R19
U113	VDD_095_GFX_104	VSS_104	R25
U114	VDD_095_GFX_105	VSS_105	R29
U115	VDD_095_GFX_106	VSS_106	R39
U116	VDD_095_GFX_107	VSS_107	R41
U117	VDD_095_GFX_108	VSS_108	R45
U118	VDD_095_GFX_109	VSS_109	R49
U119	VDD_095_GFX_110	VSS_110	R59
U120	VDD_095_GFX_111	VSS_111	U7
U121	VDD_095_GFX_112	VSS_112	U8
U122	VDD_095_GFX_113	VSS_113	U11
U123	VDD_095_GFX_114	VSS_114	U15
U124	VDD_095_GFX_115	VSS_115	U19
U125	VDD_095_GFX_116	VSS_116	U25
U126	VDD_095_GFX_117	VSS_117	U29
U127	VDD_095_GFX_118	VSS_118	U31
U128	VDD_095_GFX_119	VSS_119	U35
U129	VDD_095_GFX_120	VSS_120	U39
U130	VDD_095_GFX_121	VSS_121	W3
U131	VDD_095_GFX_122	VSS_122	W5
U132	VDD_095_GFX_123	VSS_123	W11
U133	VDD_095_GFX_124	VSS_124	W15
U134	VDD_095_GFX_125	VSS_125	W19
U135	VDD_095_GFX_126	VSS_126	W25


	Security Classification
	Issued Date
	THIS SHEET OF ENGINEERING DRAWINGS IS UNCLASSIFIED AND TRADE SECRET IN THE DEPARTMENT EXCEPT WHERE SHOWN OTHERWISE. IT MAY BE USED BY OR FOR THE DEPARTMENT OF THE ARMY.




DIMM_A H:4mm RVS



DDRAB_SDQ0.63# <11.5>
DDRAB_SDM0.7# <11.5>
DDRAB_SMA0.15# <11.5>

+1.5V/+0.75V OF DIMM1




VREF for DIMM1,2






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR3 SODIMM-II Socket		
				Size	Document Number	Rev
				C	Z5WAE LA-B231P	1.
Date:	Thursday, March 27, 2014	Sheet	11	of	45	



A	B	C	D	Date: Thursday, March 27, 2014	Sheet: 12 of 43
---	---	---	---	--------------------------------	-----------------



```





PS0_1[1]= 0 : same as GPIO_11      Since the frame buffer size is 512 MB
PS0_2[2]=0 : same as GPIO_12      the aperture size is set to 256 MB.
PS0_3[3]= 0 : same as GPIO_13
PS0_4[4]= 1 : Reserved for internal use only. Must be 1
PS0_5[5]= 1 : AUD_PORT_CONN_PINSTRAP (ST)

100 - 512Kbit M25P05A (ST)
101 - 1Mbit M25P10A (ST)
101 - 2Mbit M25P20 (ST)
101 - 4Mbit M25P40 (ST)
101 - 8Mbit M25P80 (ST)
100 - 512Kbit Pm25LV512 (Chingis)
101 - 1Mbit Pm25LV010 (Chingis)


PS_1[1] = 0 : PCIe1 GEN3 is not supported.
PS_1[2] = 0 : Reserved for internal use only
PS_1[3] = 0 : Reserved for internal use only
PS_1[4] = 1 : TX_PWRS_ENB: Full Tx output swing.
PS_1[5] = 1 : TX_DEEMPH_EN: Tx deemphasis enabled.


PS_2[1] = 0 : Reserved.
PS_2[2] = 0 : Reserved.
PS_2[3] = 0 : BIOS_ROM_EN :Disable the external BIOS ROM device.
PS_2[4] = 0 : VGA_DIS = 0:VGA controller capacity enabled.
PS_2[5] = 1 : Reserved.

```





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	MARS-Pro_STRAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Drawn Checked Date:	Rev 1.0
				Document Number ZSWAE LA-B231P Date: <u>Thursday, March 27, 2014</u>	
				Sheet 13 of 45	






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number	Rev
ZSWAE LA-B231P	1.0
Date: Thursday, March 27, 2014	Sheet 16 of 45





Security Classification

Issued Date: 2014/03/27

Deciphered Date: 2016/03/27

Compal Secret Data


VRAM_DDR3 / Channel A

Document Number: **Z5WAE LA-B231P**







Date: Thursday, March 27, 2014

Page: 17 of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




LCD POWER CIRCUIT




eDP PANEL Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Z5WAE LA-B231P	
				Date:	Thursday, March 27, 2014
				Sheet	19 of 45




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT CONN	
Date		Thursday, March 27, 2014		Sheet	20 of 45
Document Number		Z5WAE LA-B231P		Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN	
Size B		Document Number		Rev 1.0	
Date: Thursday, March 27, 2014		Sheet 21 of 45		Z5WAE LA-B231P	

[illegible]



+3V_LAN Rising time must >0.5ms and <100ms

W=60mil

DC=1200mA

L2506

2.2UH_NL_C25018T

2R2J_N_5%

10.0uF_40V_16V7K

47.0uF_35V_16V7K




50V0K

Using for Switch mode

The trace length from Lx to PIN48 (REGOUT) and from C to Lx must < 200mils.



Place near Pin 20

Place near Pin 11,32,48




	Protect cotact		Card contac
	Write protect (Lock)	Write Enable (Unlock)	
Card Uninsert	Open	Open	Open
Card insert	Open	Close	Close

LAN Connector





Card Reader Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	Z5WAE LA-B231P
				Date:	Thursday, March 27, 2014
				Sheet	24 of 45





Mini-Express Card(WLAN/WiMAX) H=4mm



Use RX for BT off function




For EC to detect debug card insert.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Z5WAE LA-B231P	
				Date: Thursday, March 27, 2014	Rev 1.0
				Sheet 26 of 45	


SATA HDD Conn.



SATA ODD Conn.



TPM



BADD	SELECTION
0	EEh - EFh
* 1	7Eh - 7Fh

GPIO3/BADD with Internal PH (default)

AMD CLKRUN# no need PH (DG1.1)


LPCPD# had internal PH

SERIRQ no need PH



CLKRUN# PH request by TPM chip DG 1/22

close to EC







LPC_AD3_R R1684 1 TPM@ 2 0 0402 5% LPC_AD3
 LPC_AD2_R R1685 1 TPM@ 2 0 0402 5% LPC_AD2
 LPC_FRAME# R1686 1 TPM@ 2 0 0402 5% LPC_FRAME#
 LPC_AD1_R R1687 1 TPM@ 2 0 0402 5% LPC_AD1
 LPC_AD0_R R1688 1 TPM@ 2 0 0402 5% LPC_AD0
 SERIRQ_R R1689 1 TPM@ 2 0 0402 5% SERIRQ



FAN Conn




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD/FAN/TPM
Size B	Document Number	Z5WAE LA-B231P		Rev 1.0
Date:	Thursday, March 27, 2014	Sheet	27 of 45	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 1.0
Document Number		Date		Sheet	
Z5WAE LA-B231P		Thursday, March 27, 2014		28 of 45	

KB Conn.


To TP/B Conn.








KB BackLight Conn. Reserve



PWR/B



ON/OFF BTN



Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2014/03/27			2016/03/27			P21-PBTN/LIDSW/LED/KB/TP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number			Z5WAE LA-B231P		
Date:			Thursday, March 27, 2014			Sheet 29 of 45		
Rev			1.0					

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	P22-DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	Z5WAE LA-B231P	1.0
				Date:	Thursdav, March 27, 2014	Sheet 30 of 45







0.2

- 1. Add R693 for UMA/DIS select
- 2. Change R756,R765,R769,R779,R781,R782,R783 and R794 to Rshort for EMI request
- 3. Change BID to 1 for DVT
- 4. Change LAN_WAKE# PU to +3V_LAN
- 5. Add L76,L77,C2142 and C2140 for ESD request
- 6. Change R238 and R237 to 59ohm
- 7. Add L52,L53,R565,R569,R570 and R571 for EMI request.
- 8. Add R140,R141,R142,R143,R144 and R145 for reserve USB TP
- 9. Pop Q89, unpop R1690
- 10. Change D10 to SCA00001B00
- 11. Change L11 to SM01000EJ00
- 12. Add U39,R833,C185,R1578 for VGA power sequence issue
- 13. Remove APU_ALERT#_R
- 14. Add C668 and C836 for vendor request


0.3

- 1. Change JTP1
- 2. Add U78 for TP +3V power plane
- 3. Change C849, C849 to 10p
- 4. Change C736 to 150u D2 type.
- 5. Change R699, R700 to 330ohm; R698, R701 to 560ohm
- 6. Change U69 +3VALW to +3VS
- 7. Add C366, C367, C368, C369 for EMI request
- 8. Add on board TPM
- 9. Add R619

Security Classification		Compal Secret Data			Compal Electronics, Inc.					
Issued Date		2014/03/27	Deciphered Date		2016/03/27					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title				
						HW-PIR				
						Size	Document Number			
						Z5WAE LA-B231P				
Date		Thursday, March 27, 2014			Sheet	31 of 45				



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	DCIN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.0
				Date:	Thursday, March 27, 2014	Sheet 32 of 45



---Battery_pin define---


PIN1 GND
PIN2 GND
PIN3 SMD
PIN4 SMC
PIN5 TS
PIN6 B/I
PIN7 Batt+
PIN8 Batt+

---Battery Con_pin define---

PIN8 GND
PIN7 GND
PIN6 SMD
PIN5 SMC
PIN4 TS
PIN3 B/I
PIN2 Batt+
PIN1 Batt+

2013/10/02
Add for ENE9022 Battery Voltage drop detection.
Connect to ENE9022 pin64 AD1.


Battery is 3-cell design.
B+=9V



PH201 under CPU bottom side :
CPU thermal protection at 92 degree C (shutdown)
Recovery at 56 degree C

2013/10/25 Modify
PR227(9012@) change to 26.1K ohm.
2014/02/07 Modify
Delete @PR227.(remove HW hysteresis)

For 65W adapter==>action 70W , Recovery 55.9W




	For KB9012 OTP	For KB9022 OTP
92°C		1.0V
56°C		2.0V
PR216		16.9K ohm

2014/01/02 update

For KB9022 sense 20mΩ	Active	Recovery
65W	70W, 0.73V	55.9W, 0.59V


2013/10/22 Modify
PH201, PH202 change to common part.

2013/12/16 Modify
Delete PR223.(remove HW hysteresis)



ECAGND									
Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/03/27		Deciphered Date		2016/03/27		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						BATTERY CONN / OTP			
						A Size	Document Number		Rev
						Custom			1.0
Date:		Thursday, March 27, 2014			Sheet		33 of 45		

Protection for reverse input



2014/01/24 update

	Vin Dectector		
	Min.	Typ	Max.
L-->H	17.16V	17.63V	18.12V
H-->L	16.76V	17.22V	17.70V

VILIM = 20*ILIM*Rsr
 ILIM = $3.3 \times 100 / (100 + 316) / 20 / 0.01$
 = 3.966 A

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/03/27		Deciphered Date		2016/03/27		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CHARGER					
						Size	Document Number			Rev 1.	
						Date:	Thursday, March 27, 2014		Sheet	34 of 45	

Security Classification		Compal Secret Data		Compal Electronics, Inc. +1.5VP/+0.75VSP	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	
				Date:	Thursday, March 27, 2014
				Sheet	36 of 45


Module model information

SY8033_V1.mdd

22u Capacitor change to 0603 size.
2013/10/16 modify.

2013/10/22 Modify
PL601 change to common part.

FB=0.6V
Note: Iload (max)=3.5A



22u Capacitor change to 0603 size.
2013/10/16 modify.

Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

Delete PR605, because same net name have two PD resistor in circuit.
2013/11/29 modify.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title
				+1.8VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date	Thursday, March 27, 2014	Sheet	37 of 45	

2013/10/16 Modify
PQ801,PQ803 change to AON6552.
PQ802,PQ804,PQ805 change to AON6554.

Module model information
RT8880A_V1A.mdd for IC portion
RT8880A_V1B.mdd for SW portion


2013/10/22 Modify
PH801,PH802 change to common part.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2014/03/27		2016/03/27		APU CORE/APU CORE NB	
Size		Document Number		Rev	
Custom				1.0	
Date		Thursday, March 27, 2014		Sheet 39 of 45	

+APU_CORE (36.4)

+APU_CORE




+APU_CORE




+APU_CORE_NB (36.5)

+APU_CORE_NB



+APU_CORE_NB




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/03/27		Deciphered Date		2016/03/27		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						APU_CORE/APU_CORE capacitor			
						Size	Document Number		Rev
Date:						Thursday, March 27, 2014		Sheet 40 of 45	

Module model information
TPS51212_V1.mdd for Single layer
TPS51212_V2.mdd for Dual layer

2013/10/16 Modify
PQ1001 change to AON7408L.
PQ1002 change to AON7506.

2013/10/18 Modify
PR1004 change to 0 ohm.

2013/10/22 Modify
PL1002, PC1009 change to common part.



MOSFET: 3x3 DFN
H/S Rds (on): 27mohm(Typ), 34mohm(Max)
Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C


L/S Rds (on): 13mohm(Typ), 15.8mohm(Max)
Idsm: 12A@Ta=25C, 10.5A@Ta=70C

Choke: 7x7x3
Rdc=15.5mohm +/-15%

Vout	PR1007	PR1008	PR1003
+1.2V	7.15K	10k	105K
+1.05V	4.99k	10k	93.1k
+1.5V	11.5K	10k	105K

+1.5V(for this project)

Switching Frequency: 290kHz
Ipeak=4.7A
OCP: 6.884A~5.751A
OVP: 120%~130%
VFB=0.704V, Vout=1.514V
PR1003=66.5K Ohm



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number
		Date		Rev
		Thursday, March 27, 2014		1.0
		Sheet		41 of 45



2013/10/16 Modify
PQ1201,PQ1203 change to AON6552.
PQ1202,PQ1204 change to AON6554.

Remark

1. PWM3 (Pin24) tie to 5V & CLK# (Pin40) external pull high
=> 2 phase CPU VR config
PWM3 (Pin24) tie to 5V & CLK# (Pin40) tie to GND or floating
=> 2 phase GPU VR config

2. When 2 Phase GPU config
 - a. DPSLPVR (Pin39)=0 PSI# (Pin2)=0
=>1 phase CCM operation mode
 - b. DPSLPVR (Pin39)=0 PSI# (Pin2)=1
=>2 phase CCM operation mode
 - c. DPSLPVR (Pin39)=1 PSI# (Pin2)=0 or 1
=>1 phase DE operation mode

"Jet Type"

2013/10/18 Modify
EN Signal change to VGA_ON.
Delay Time follow HW request.

2013/11/29 Modify
Delay Time follow HW request.
Add PD Resister(PR1250)
2013/12/16 Modify
Delay Time follow HW request.

GPIO1	GPIO2	GPIO3	GPIO20	GPIO15	
VID5	VID4	VID3	VID2	VID1	VDDC
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	0	1	0.975V
1	0	1	1	0	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V
1	1	1	0	1	0.775V


Vboot(merge

	AMD MARS series				LP: DDR3 ProXT/XTX: GDDR5	AMD SUN series			UL: DDR3 ProXT/XTX: GDDR5	Description
GPU	MARS XTX	MARS XT	MARS PRO	MARS LP	SUN UL	SUN PRO	SUN XT		NA	
VDDC	0.775~1.175V	0.775~1.125V	0.775~1.050V	0.775~1.000V	0.775~1.125V	0.800~1.075V	0.800~1.150V		NA	
TDC	32A (TDC)	25A (TDC)	21A (TDC)	17A (TDC)	16A (TDC)	19A (TDC)	25A (TDC)		NA	
EDC	48A	37.5A	31.5A	26A	24A	28.5A	37.5A		NA	
OCp	57.6A	45A	37.8A	31.2A	28.8A	34.2A	45A		NA	
Vboot	0.85V	0.85V	0.85V	0.85V	0.9V	0.9V	0.9V		NA	
Load line	1mohm	1mohm	1mohm	-----	-----	-----	1mohm		NA	
Ri PR1248	1.13K Ohm	887 Ohm	750 Ohm	-----	-----	-----	887 Ohm		for OCP and LoadLine Setting	
Rdroop PR1229	1.43K Ohm	1.13K Ohm	953 Ohm	-----	-----	-----	1.13K Ohm		for LoadLine Setting	
PR1233	187K Ohm	147K Ohm	124K Ohm	-----	-----	-----	147K Ohm		for Compensation	
PR1236	51.1K Ohm	51.1K Ohm	51.1K Ohm	-----	-----	-----	51.1K Ohm		for Positive offset	

Remark: MARS LP/ SUN UL/ SUN PRO don't use this 2-phase solution

MO

TYP MAX
 Rds(on) :6.7mohm , 8.5mohm
 Rds(on) :3mohm , 3.8mohm
 L: 0.22uH (Size:7*7*4)
 ±0.98mohm +5%
 Rating Current=28A
 Pulsation Current=28A




2013/10/25 Modify
PR1229 change to 1.24K ohm
PR1248 change to 976 ohm.


2013/10/22 Modify
PH1201,PH1202 change to common part

Layout Note:
PH1202 should place
Phase1 Choke

Security Classification		Compal Secret Data		Title	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Compal Electronics, Inc. ISL62883C	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PARTS DESIGN & DEVELOPMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, March 27, 2014
				Sheet	42 of 40



AMD MARS
GPU_CORE
560uF*2+330uF*1
10uF*8+2.2uF*16



AMD MARS
meet ripple
22uF*5+10uF*11

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/03/27	Deciphered Date	2016/03/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					VGA_CORE CAP
Size	Document Number	Rev			1.0
Custom					
Date:	Thursday, March 27, 2014	Sheet	43	of	45

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	
1	Design Change.	Design Change of Diode Application.	0.2	32	Change PD101 to SCSS4004010(S SCH DIO BAS40-04 SOT23).	2013/11/29	DVT
2	Design Change.	Design Change of IC Application.	0.2	35	Add non-pop component PC427,PC428.	2013/11/29	DVT
3	Design Change.	reduce part count.	0.2	37	Delete PR605 PD resister.	2013/11/29	DVT
4	Design Change.	reduce part count.	0.2	39	Delete @PR834.@PR835.@PR836.@PR839.@PR840.@PR841.	2013/11/29	DVT
5	Design Change.	Design Change of VGA Type Application.	0.2	42	PR1205 change to non-pop. PR1211 change to pop.	2013/11/29	DVT
6	Design Change.	Design Change of common part.	0.2	34	Change PL301 to SH00000YG00 (S COIL 1UH +-30% 2.8A 4X4X2 FERRITE).	2013/11/29	DVT
7	Design Change.	Design Change of common part.	0.2	42	Change PL1202.PL1203 to SH000011H00 (S COIL .22UH +-20% 24A 7X7X4 MOLDING).	2013/11/29	DVT
8	Design Change.	Design Change of Delay Time.	0.2	42	Change PR1201 to SD028000080(S RES 1/16W 0 +-5% 0402). Change PC1201 to non-pop.	2013/11/29	DVT
9	Design Change.	Design Change of EC Type Application.	0.2	35	Add PD401 SCS00000Z00(S SCH DIO RB751V-40 SOD-323).	2013/11/29	DVT
10	Design Change.	Design Change of Circuit Application.	0.2	42	Add PR1250 SD034100480(S RES 1/16W 1M +-1% 0402).	2013/11/29	DVT
11	Design Change.	Design Change of Delay Time.	0.2	42	Change PR1201 to SD028000080(S RES 1/16W 0 +-5% 0402). Change PC1201 to SE071330J80(S CER CAP 33P 50V J NPO 0402)	2013/12/16	DVT
12	Design Change.	Design Change of Circuit Application.	0.2	33	Delete PR223.(remove HW hysteresis)	2013/12/16	DVT
13	Design Change.	Design Change of Circuit Application.	0.2	42	Change PR1250 to non-pop.	2013/12/16	DVT
14	Design Change.	Design Change of Circuit Application.	0.2	34	Change PQ303,PQ304 to SB000010A00(S TR AON7506 1N DFN).	2013/12/19	DVT
15	Design Change.	Design Change of Circuit Application.	0.2	33	Add PL202 SM01000C000 (S SUPPRE_ TAI-TECH HCB2012KF-121T50 0805)	2013/12/19	DVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR PIR	
Date: Thursday, March 27, 2014				Document Number	Rev 1.0
Sheet 44 of 45					

Version change list (P.I.R. List)

Page 2 of 2 for PWR



Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
16	Design Change.	Design Change of Circuit Application.	0.2	33	Change PR211 to SD028000080(S RES 1/16W 0 +-5% 0402).	2013/12/25	DVT
17	Design Change.	Design Change of Circuit Application.	0.2	35	Change PC426 to pop.	2013/12/25	DVT
18	Design Change.	Design Change of Circuit Application.	0.2	33	Change PR216 to SD034162280(S RES 1/16W 16.2K +1% 0402).	2013/12/25	DVT
19	Design Change.	Design Change of Circuit Application.	0.2	33	Change PR216 to SD034169280(S RES 1/16W 16.9K +-1% 0402).	2014/01/02	DVT
20	Design Change.	Design Change of Circuit Application.	0.2	33	Change PR202 to SD034100280(S RES 1/16W 10K +-1% 0402).	2014/01/02	DVT
21	Design Change.	Design Change of Circuit Application.	0.3	37.38. 39.41.	Change PR813,PR601,PR706,PR702,PR1004 to SD028000080(S RES 1/16W 0 +-5% 0402).	2014/02/07	PVT
22	Design Change.	Design Change of Circuit Application.	0.3	35	Remove PD401. Add @PR410 SD028000080(S RES 1/16W 0 +-5% 0402).	2014/02/07	PVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/27	Deciphered Date	2016/03/27	Title	PWR PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Custom	Rev 1.0
				Date:	Thursday, March 27, 2014	Sheet 45 of 45