

Compal Confidential

P5WS5 Schematics Document

AMD Sabine

APU Llano / Hudson M3 / Vancouver Whistler_Seymour

DIS only / UMA only / PX Muxless with BACO



2011-04-20

LA-6973P REV: 1.0


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size	Document Number
				B	P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	1 of 50
				Rev	1.0

Compal Confidential


Model Name : P5WS5



CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data			Title CLOCK / DISPLAY DISTRIBUTION		
Issued Date	2010/08/04	Deciphered Date	2010/08/04			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P	Rev 1.0
				Date: Wednesday, April 20, 2011	Sheet 3	of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (VGA)	1001 101X b	9AH

FCH SM Bus 0 address

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel




Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	NA
1	P5WS5
2	P5WH5
3	P7YE5
4	P7YS5
5	NA
6	NA
7	NA


BTO Option Table

BOM Structure	BTO Item
UMA@	Display output from APU (UMA only or Mux)
UMAO@	UMA only
APULVDS@	APU output LVDS (UMA only or Mux)
TL@	Translator (UMA only or Mux)
APUEDP@	APU output eDP
VGA@	Use VGA (Mux or DIS only)
DISO@	Display output from VGA (DIS only)
VAN@	Use Vancouver VGA
MAN@	Use Manhattan VGA
GRAN@	Use Granville VGA
SEYM@ WHIS@	VGA P/N
PX@ WOPX@	With & Without PX function
BACO@	BACO function (Mux)
WOBACO@	Without BACO function (Mux)
VGALVDS@	VGA output LVDS (DIS only)
VGAEDP@	VGA output eDP (DIS only)
128@	Use VRAM channel A&B
X76@	VRAM ID Table
M2@	Use Hudson-M2
M3@	Use Hudson-M3
EDP@	Use eDP display (Shared components)
USB30@	USB30 on M/B
USB20@	USB20 on M/B
3G@	With 3G function
930@	Use EC 930
9012@	Use EC 9012
ZERO@	ZERO Power ODD function
HDT@	HDT debug port



BOM Config

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title Notes List	
		Size B	Document Number P5WS5 LA-6973P
		Date: Wednesday, April 20, 2011	Rev 1.0
		Sheet 4 of 50	




<13> PCIE_GTX_C_FRX_P[0..15] <13> PCIE_GTX_C_FRX_N[0..15]

PCIE_FTX_C_GRX_P[0..15] <13> PCIE_FTX_C_GRX_N[0..15] <13>

APU To HDMI

PCIE_FTX_GRX_P[12..15] <23> PCIE_FTX_GRX_N[12..15] <23>




For UMA Mux.

CPU TSI interface level shift




BSH111, the Vgs is: min = 0.4V Max = 1.3V



To EC



Power Sequence of APU




Group A

Group B

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 PCIE / UMI / TSI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	6 of 50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 DDR III I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	7 of 50
				Rev	1.0



Power Name	Consumption
VDD +CPU_CORE	54A
VDDNB +CPU_CORE_NB	27.5A
VDDIO +1.5V	4.6A
VDDP / VDDR +1.2VS	3A / 3.7A
VDDA +2.5VS	0.5A





CORE_NB 330uF X 2 22uF X 4	CPU_CORE 330uF X 4 22uF X 11
----------------------------------	------------------------------------

2

3

4

CPU BOTTOM SIDE DECOUPLING




JCPU1F	CONN@
A7	VSS
A13	VSS
A15	VSS
A17	VSS
A19	VSS
A21	VSS
A23	VSS
A25	VSS
B7	VSS
C4	VSS
C10	VSS
C14	VSS
C16	VSS
C18	VSS
C20	VSS
C22	VSS
C24	VSS
C26	VSS
C28	VSS
D13	VSS
D15	VSS
D17	VSS
D19	VSS
D21	VSS
D23	VSS
D25	VSS
D27	VSS
E4	VSS
E10	VSS
E12	VSS
F3	VSS
F11	VSS
F14	VSS
F16	VSS
F18	VSS
F20	VSS
F22	VSS
F24	VSS
F26	VSS
G4	VSS
G8	VSS
G13	VSS
G15	VSS
G17	VSS
G19	VSS
G21	VSS
G23	VSS
G25	VSS
J4	VSS
J8	VSS
J12	VSS
J20	VSS
J22	VSS
J24	VSS
K18	VSS
L4	VSS
L7	VSS
L10	VSS
M9	VSS
M11	VSS
M19	VSS
N4	VSS
N7	VSS
N10	VSS
N18	VSS
P9	VSS
P11	VSS
P19	VSS
R4	VSS
R7	VSS
R10	VSS
R18	VSS
T9	VSS
T11	VSS
T19	VSS
U4	VSS
U7	VSS
U10	VSS
U18	VSS
V9	VSS
V11	VSS
V19	VSS
W4	VSS
W7	VSS
W10	VSS
W12	VSS
W14	VSS
W16	VSS
W18	VSS
Y9	VSS
Y22	VSS
AA4	VSS
AA7	VSS
AB9	VSS
AB13	VSS
AB15	VSS
AB17	VSS
AB19	VSS
AB21	VSS
AB23	VSS
AB25	VSS
AB27	VSS
AC4	VSS
AC7	VSS
AC10	VSS
AC12	VSS
AC14	VSS
AC16	VSS
AC18	VSS
AC20	VSS
AC22	VSS
AC24	VSS
AC26	VSS
AC28	VSS
AD11	VSS
AD13	VSS
AD15	VSS
AD17	VSS
AD19	VSS
AD21	VSS
AD23	VSS
AD25	VSS
AD27	VSS
AF3	VSS
AF6	VSS
AF9	VSS
AF12	VSS
AF14	VSS
AF16	VSS
AF18	VSS
AF20	VSS
AF22	VSS
AF24	VSS
AF26	VSS
AF28	VSS
AG10	VSS
AH5	VSS
AH8	VSS
AH13	VSS
AH15	VSS
AH17	VSS
AH19	VSS
AH21	VSS
AH23	VSS
AH25	VSS

AMD_TOPEDO_FS-1

Demo Board Capacitor (include PWM side)						
CPU_CORE	CORE_NB	VDDIO_SUS	VDDIO_SUS	VDDP/R_PWM	VDDP	VDDR
470uF x 6	470uF x 4	(CPU side)	(DIMM x2)	470uF x 2	10uF x 3	4.7uF x 4
22uF x 9	22uF x 6	680uF x 1	100uF x 4	10uF x 1	0.22uF x 2	0.22uF x 4
0.22uF x 2	0.22uF x 2	330uF x 1	0.1uF		180pF x 2	1nF x 4
180uF x 2	180uF x 3	22uF x 3				180pF x 4
10nF x 3		4.7uF x 4				
		0.22uF x 6				
		180pF x 4				


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 PWR / GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	9 of 50
				Rev	1.0

HPD




HDMI HPD
Page 23


Panel ENBKL



Panel ENVDD





Panel PWM



Q15 / Q19 / Q21 change to SB000006A00
20101228



Security Classification		Compal Secret Data			
Issued Date		2010/08/04	Deciphered Date	2010/08/04	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				AMD FS1 Singal Level Shifter	
				Size	Document Number
				Custor	P5WS5 LA-6973P
				Date:	Wednesday, April 20, 2011
		Sheet	10	of	50
					Rev 1.0





DDRB_SDO[0.63] <7>
 DDRB_SDM[0.7] <7>
 DDRB_SMA[0.15] <7>

Place near DIMM2



DIMM_B STD H:4mm

<Address: 01>

P/N: SP07000H800


F/P: FOX_AS0A626-U4SN-7F_204P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII SO-DIMM 2	
Size Custom		Document Number		P5WS5 LA-6973P	
Date		Wednesday, April 20, 2011		Rev 1.0	
				Sheet 12 of 50	


GFX PCIE LANE REVERSAL

<DIGON>
Controls panel digital power on/off.
Active High ,external PD need

<VARY_BL>
LCD PWM (pulse width modulated)
output to adjust LCD brightness
Active High ,external PD need




For UMA Mux.



Display Port F config

Display Port E config




2160809000A11SEYMOU_FCBGA962
SEYM@




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/07/12		Deciphered Date		2012/07/12		Title	
										Vancouver PCIE / LVDS	
										Size Custom	
										Document Number	
										P5WS5 LA-6973P	
										Rev	
										1.0	
										Date: Wednesday, April 20, 2011	
										Sheet 13 of 50	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


	>3VSG	
		1
SMB_CK2	<6.21,36>	
SMB_DA2	<6.21,36>	





Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	Vancouver Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	P5WS5 LA-6973P	1.0
				Date:	Wednesday, April 20, 2011	Sheet 15 of 50




DPA_VDD18,DPA_PVDD,DPB_VDD18,DPB_PVDD
can combian to DPAB_VDD18
DPC_VDD18,DPC_PVDD,DPD_VDD18,DPD_PVDD
can combian to DPCD_VDD18
(DPD_VDD18,DPD_PVDD not applicable on Robson/Park)
DPE_VDD18,DPE_PVDD,DPF_VDD18,DPF_PVDD
can combian to DPEF_VDD18

DPx-VSSR,DPx_PVSS can combian to DP_VSSR
(Manhattann should have individual GND)
where x is A,B,C,D,E,F


Seymour/Whistler :
DPA_VDD10,DPB_VDD10
can combian to DPAB_VDD10
DPC_VDD10,DPD_VDD10
can combian to DPCD_VDD10
DPE_VDD10,DPD_VDD10
can combian to DPEF_VDD10


Park/Madison :AL21:left NC










Seymour/Whistler:
AL21:PX_EN
use to control discreate GPU regulators
for power express BACO mode
Support BACO:
output High3.3V:turn off regulators (BACO mode on)
output Low0V:turn on regulators (BACO mode off)
need PD resistor
No support BACO:
left NC






Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P5WS5 LA-6973P	1.0
Date: Wednesday, April 20, 2011				Sheet	17 of 50








EEROM




APU Co-lay eDP function Use common via




Security Classification				Compal Secret Data				Title			
Issued Date				2010/08/04				Document Number			
Deciphered Date				2010/08/04				P5WS5 LA-6973P			
Date				Wednesday, April 20, 2011				Sheet 21 of 50			
Rev				1.0				LVS Translators - RTD2132S			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Panel LCDVDD Control




Panel Backlight Control




Panel PWM Control



eDP HDP for APU and VGA





Place near LVDS Conn





Translator LVDS Output

VGA LVDS Output



UMA/DIS LVDS/eDP Mapping table				
UMA		DIS		Panel
LVDS	eDP	LVDS	eDP	Conn.
APU_TXOUT0+		VGA_TXOUT0+		TXOUT0+
APU_TXOUT0-		VGA_TXOUT0-		TXOUT0-
APU_TXOUT1+	DP0_TXP1_R	VGA_TXOUT1+	eDP_TX1P	TXOUT1+
APU_TXOUT1-	DP0_TXN1_R	VGA_TXOUT1-	eDP_TX1N	TXOUT1-
APU_TXOUT2+	DP0_TXP0_R	VGA_TXOUT2+	eDP_TX0P	TXOUT2+
APU_TXOUT2-	DP0_TXN0_R	VGA_TXOUT2-	eDP_TX0N	TXOUT2-
APU_TXOUT_CLK+		VGA_TXCLK+		TXCLK+
APU_TXOUT_CLK-		VGA_TXCLK-		TXCLK-
APU_TZOUT0+		VGA_TZOUT0+		TZOUT0+
APU_TZOUT0-		VGA_TZOUT0-		TZOUT0-
APU_TZOUT1+		VGA_TZOUT1+		TZOUT1+
APU_TZOUT1-		VGA_TZOUT1-		TZOUT1-
APU_TZOUT2+		VGA_TZOUT2+		TZOUT2+
APU_TZOUT2-		VGA_TZOUT2-		TZOUT2-
APU_TZOUT_CLK+		VGA_TZCLK+		TZCLK+
APU_TZOUT_CLK-		VGA_TZCLK-		TZCLK-
APU_LVDS_CLK	DP0_AUXP_R	VGA_LCD_CLK	eDP_AUXP	I2CC_SCL
APU_LVDS_DAT	DP0_AUXN_R	VGA_LCD_DATA	eDP_AUXN	I2CC_SDA




Place near C917~C924 and use common via

From VGA

From APU



Change to 12-15 for AMD req.
201012031500

Near the connector




UMA use 604 ohm
VGA use 499 ohm

For UMA HDMI
termination BOM option



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	HDMI Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	23 of 50
				Rev	1.0




Use common via

<27> FCH_CRT_R	FCH_CRT_R	R809	2	UMA@	1	0	0402 5%	CRT_R
<27> FCH_CRT_G	FCH_CRT_G	R810	2	UMA@	1	0	0402 5%	CRT_G
<27> FCH_CRT_B	FCH_CRT_B	R811	2	UMA@	1	0	0402 5%	CRT_B
<27> FCH_CRT_HSYNC	FCH_CRT_HSYNC	R814	2	UMA@	1	0	0402 5%	CRT_HSYNC
<27> FCH_CRT_VSYNC	FCH_CRT_VSYNC	R815	2	UMA@	1	0	0402 5%	CRT_VSYNC
<27> FCH_CRT_DDC_SDA	FCH_CRT_DDC_SDA	R816	2	UMA@	1	0	0402 5%	DSUB_12
<27> FCH_CRT_DDC_SCL	FCH_CRT_DDC_SCL	R817	2	UMA@	1	0	0402 5%	DSUB_15

From VGA


<14> VGA_CRT_R	VGA_CRT_R	R818	2	DISO@	1	0	0402 5%	CRT_R
<14> VGA_CRT_G	VGA_CRT_G	R819	2	DISO@	1	0	0402 5%	CRT_G
<14> VGA_CRT_B	VGA_CRT_B	R820	2	DISO@	1	0	0402 5%	CRT_B
<14> VGA_CRT_HSYNC	VGA_CRT_HSYNC	R821	2	DISO@	1	0	0402 5%	CRT_HSYNC
<14> VGA_CRT_VSYNC	VGA_CRT_VSYNC	R822	2	DISO@	1	0	0402 5%	CRT_VSYNC
<14> VGA_CRT_DATA	VGA_CRT_DATA							
<14> VGA_CRT_CLK	VGA_CRT_CLK							

Close to Conn side



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				P5WS5 LA-6973P		
				Date	Wednesday, April 20, 2011	Sheet 24 of 50


PCIE_RST2 : Reset PCIE device on Hudson2



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Hudson-M2/M3-ACPI/USB/EC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					P5WS5 LA-6973P	1.0
				Date:	Wednesday, April 20, 2011	Sheet

STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED





DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27		PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




If support ML DAC power down when no VGA plug



VGA_PD: Support MLDAC power
save if not connect
0: MLDAC power on
1: MLDAC power off

Check VGA_PD states

<26> VGA_PD




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/08/04		Deciphered Date		2010/08/04		Title			
								Hudson-M2/M3-STRAP			
Size		Document Number		P5WS5 LA-6973P		Rev		1.0			
Date		Wednesday, April 20, 2011		Sheet		28		of 50			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

The schematic illustrates the power distribution network for the HUDSON-M2 PCB. It features several key sections:



- VDDPL_33_SSUSB_S:** A USB 3.0 supply section for Hudson3, connected to GND. It includes a 47mA current source and a 20mV output.
- LDO_CAP:** Internally generated 1.8V supply for RGB outputs, featuring a 7mA current source and a 20mV output.
- VDDIO_33_PCI_E:** A 3.3V PCI Express supply section with a 43mA current source and a 20mV output.
- VDDIO_33_PCI_G:** A 3.3V PCI Gen supply section with a 93mA current source and a 20mV output.
- VDDIO_33_PCI_B:** A 3.3V PCI Bus supply section with a 658mA current source and a 20mV output.
- VDDIO_33_PCI_D:** A 3.3V PCI Data supply section with a 140mA current source and a 20mV output.
- VDDIO_33_PCI_U:** A 3.3V PCI User supply section with a 197mA current source and a 20mV output.
- VDDIO_33_PCI_V:** A 3.3V PCI Video supply section with a 282mA current source and a 20mV output.
- VDDIO_33_PCI_W:** A 3.3V PCI Wake supply section with a 424mA current source and a 20mV output.


The diagram also shows various decoupling capacitors (e.g., 10µF, 100nF, 1µF) and resistors (e.g., 0.0402 5%, 0.0603 5%) used throughout the circuit. The output voltages are specified as 10mils, 20mils, 30mils, and 40mils.



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Hudson-M2/M3-POWER/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Customer	P5WS5 LA-6973P	

SATA ODD Conn. Follow P5WE0







Mini-Express Card for WLAN Follow P5WE0

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)


TOP View - Right





Remove MINI2

30 Pin USB30/B Conn



Change to Zif Conn. (SP010015Z00)
20101229




12 Pin USB20/B Conn (Port 11, 12)




For ESD request




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/27	Deciphered Date	2011/08/11	Title	USB2.0 / USB3.0		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	P5WS5 LA-6973P	1.0	
				Date:	Wednesday, April 20, 2011	Sheet 34 of 50	




Power Button




POWER/B Follow P5WE0



TP Conn. Flow P5WE0





KB Conn. Follow P5WE0




LED Follow P5WE0

LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		















EC Request



EC BIOS ROM



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	BIOS, I/O Port & K/B CONN/TP CONN/PBTN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				B	P5W5S LA-6973P	1.0	
				Date:	Wednesday, April 20, 2011	Sheet	37 of 50



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	PWR DCIN / Pre-charge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				P5WS5 LA-6973P	
				Date: Wednesday, April 20, 2011	Rev 1.0
				Sheet 40	of 50

$$CP = 85\% \cdot I_{ada} ; CP = 4.07A$$





CP mode
 $I_{input} = (1/0.02) (0.05 \cdot V_{aclm} / 2.39 + 0.05)$
 where $V_{aclm} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode	CC=0.6~4.48A
Normal 3S LI-ON Cells	12600mV	12.60V	IREF=0.7224*Icharge IREF=0.43V~3.24V

```
Ki
Vchlim=Iref*(PR374/(PR372+PR374))
=Iref*(100K/(80.6K+100K))
=Iref*0.5537
Ichange=(165mV/PR369)*(Vchlim/3.3V)
=(165m/20m)*(1/3.3V)*Iref*0.5537
=1.3842*Iref
Iref=0.7224*Ichange =>Ki=0.7224


Kv
Rinternal ic=514K Rec=3K R1=PR379=15.4K R2=PR381=31.6K
R=514K//31.6K//(15.4K+3K)=1.372K
r=514K//514K//31.6K=28.14K
Vcell=0.175*Vadj+3.99V
4.2V=0.175*Vadj+3.99V =>Vadj=1.2V
Vadj=Vref*(R/(R+514K))+CALIBRATE*(r/(r+514K))
1.483=CALIBRATE*0.6046 ->CALIBRATE=1.899
1.899=(4.2-(Vcell+A*0.175))*Kv=(4.2-(4.2+A*0.175))*Kv
A=Vref*(R/(R+514K))=0.052
Kv=9.451
```

Security Classification	Compal Secret Data			Compal Electronics, Inc. PWR-CHARGER		
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	P5WS5 LA-6973P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	P5WS5 LA-6973P	1.0
Date:				Wednesday, April 20, 2011	Sheet	41 of 50




Security Classification	Compal Secret Data		Title	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	1.8VSGP/+1.0VSGP/+2.5VSP/+0.75V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Wednesday, April 20, 2011	Sheet	45	of 50

- 1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
- 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.




- 1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
- 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.



$V_o = 1.5V$ $V_{FB} = 0.75V$
 $V_o = 0.75 * (1 + 10K / 10K) = 1.5V$
 $F_{sw} = 335KHz$
 $C_{out} ESR = 17 \text{ mohm}$ $R_{dson(max)} = 18 \text{ mohm}$ $R_{dson(typ)} = 15 \text{ mohm}$
 $I_{peak} = 27.7A$ $I_{max} = 19.39A$ $I_{ocp} = 13.2A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 3.9A$
 $\Rightarrow 1/2 \Delta I = 1.95A$
 $V_{tripmax} = I_{ocp} * R_{dson} = 16.2 * 5.6 * 1.3 = 0.118V$
 $R_{cs} = V_{trip} / 9uA = 0.118V / 9uA = 13.1K$
 choose $R_{cs} = 13K$
 $I_{ocpmax} = ((13K * 11uA) / 0.0045) + 1.95A = 32A$
 $I_{ocpmin} = ((13K * 9uA) / (0.0056 * 1.3)) + 1.95A = 18A$
 $I_{ocp} = 9.94A \sim 13.2A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title	+1.2VSP/+1.5VSGP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date: Wednesday, April 20, 2011	Rev 1.0
				Sheet 46 of 50	



Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							

Version change list (P.I.R. List)

EVT Stage

- 20101124
1. C5 Change to D2 type
2. JDIMM1 Change to SUYIN
- 20101125
1. Del R1223 (P.34)
2. Del R1107 / R1111 / Q58 (P.39)
3. Del R1179 (P.31)
4. Update Power SCH
5. Add R33 / R34 (P.21)
- 20101126
1. Update Power SCH
- 20101129
1. Remove EC debug conn.
2. Add R35 / R36 / C23 for EMI
3. Add R37 / R38 / R39 / R40 / R41 / R42 for Vender req.
4. R1190 / R1200 change to 47 ohm ro Vender req.
- 20101130
1. Add Project ID R43 / R44 / R45 / R46 / R47 / R48
2. Add R50 for MINI Card option
3. Add C25 / U3 / R51 for SW req.
- 20101201
1. Del T4 / T5
2. Add NEC_USB30_PWR_EN FOR SW req.
- 20101202
1. Del D41.
- 20101203
1. Change APU HDMI Port to PEG12~PEG15 for AMD req.
- 20101206
1. Del C1039.
2. Add R52 for Vender req.
3. R1095 / R1096 change to 51.5 0402 for FSOV acer spec.
4. Del R469.
5. Add R53 for EMI req.
- 20101207
1. Update Power SCH.
2. Update USB30 Conn.
- 20101214
1. Remove R990 / R991 / R1004 / R1005
2. Remove R852
- 20101216
1. No any change , for gerber release .
- 20101221
1. Modify VGA 16X BOM structure.
- 20101225
1. Update Power SCH.
- 20101227
1. MINII2 USB port change to Port 0.
- 20101228
1. Del C27 / C28 / C35 / C36 and move to USB30/B.
2. Change MINII1 / MINII2 / GIGA LAN CLK ports.
3. JUSB3 change to Zif Conn.
- 20110106
1. Unpop SW1.
- 20110107
1. Update MB P/N.

DVT Stage

- 20110124
1. Unpop R997 / R49 for +3VS leakage current.
2. Unpop R1113 / R1115 / R122 / R123 / Q62 / Q89 for VGA power sequence.
3. R119 10K change to 22K 1% for VGA power sequence.
4. Add Q30 for FCH VDDAN_11_CLK leakage current.
5. Add R21 / Q91 for ODD Power sequence.
6. Add L87 for SWR_V12.
7. C18 22U Change to 47U.
8. TEST35 change to PU for HDMI Function.
- 20110127
1. Co-lay KB9012
2. Add C19 / C27 / C28 / C31 for +3VS noise.
3. D26 change to SC600000B00 for BOM.
4. Update Power SCH.
- 20110208
1. Pop Q30 and unpop R25 for FCH A12.
2. C1522 / C1523 change to 33p for TXC test result.
3. Pop R1167 / R1170 / Q90 for ISP function.
4. R21 change to +5VS.
5. Add R604 for +1.5VS leakage current.
- 20110210
1. Add C32 / C33 / C34 for EMI req.
2. Remove H12.
3. Update power SCH.
- 20110211
1. Add T19 / T20 for ICT&ATE test.
- 20110214
1. Add C1082 / C1085 / C1106 / C1107 for DDR.
2. Unpop R29 / R31 / R32 / R51 for USB spec change.
3. Unpop JMINI2 function.
4. Unpop ENBK1 / ENCOD level shifter.
5. R119 change to 30K_0402 1% for VGA Power sequence.
6. Pop R1033 / C1357 for EMI req.

PVT Stage

- 20110301
1. Add function field.
- 20110309
1. Re-name to R03
2. Un-pop C954 / C955 for MINI2 not used.
3. Un-pop C1442 for Audio noise issue.
- 20110324
- 1.Update L29(always on),Q13(@) BOM structure.
2. Add AMD VRAM table
- 20110310
1. R1067 change to PJ33 JUMP.
2. R793 change to PJ34 JUMP.
3. R953 change to PJ35 JUMP.
4. R1177 change to PJ36 JUMP.
- 20110313
1. Add C35 / C36 / C38 / C40 / C41 / C42 for EDS.
2. Pop C1376 / C1377 220pF for EMI.
3. Pop R1014 22ohm / C1352 22pF for EMI.
4. Pop R1055 10ohm / C1352 22pF for EMI.
5. Pop R1203 22ohm / C1515 22pF for EMI.
6. Add C43 10uF for EMI.
7. Unpop Q30 & Pop R25 for FCH Ver.A13
8. Del R53.
9. R1049 / R1185 / R1078 footprint change to 0603 R-SHORT.
10. R1178/ R1184 / R989 / R988 / R995 / R996 / R1108 / R537 / R538
- R1094 / R985 / R591 / R1161 footprint change to 0402 R-SHORT.
11. Remove MINI2.
12. Modify HPD level shift.
- 20110314
1. Add RP8 / RP9 / RP10 / RP11 / R607 for ESD.
2. SWAP USB30 pin define.
3. R1067 / R793 / R953 change to 0805 R-SHORT
4. Add U22 for Fn+F5 issue.
5. Pop L77 and unpop L87 for LVDS flash issue.
6. Add R82 for SW debug<USB PORT>.
7. C1512 / C1513 connect to +XDPWR_SDPWR_MSPWR.
- 20110317
1. Update Power SCH.
- 20110318
1. Add T29 .
2. Add L30 for FCH M2 .
- 20110321
1. Add L31 for FCH M2 .
2. Add Q13 for AMD req.
3. Del Q30 for FCH A13.
- 20110322
1. Pop D33 / D34 / D4 for ESD.
2. Pop R730.
3. Q13 change to SB00000FG10 A0S3416.
4. Unpop LED8 / R381 (3G@) for 3G.
5. Add FCH M2 A13 Part number SC000042C60.
6. SA000008J10 change to SB00000EN00.
7. Pop R728 for factory req.
- 20110323
1. C995 / C999 / C994 / C993 / C30 / C29 / C1010 / C1009 / C5
- Change to SGA20331E10 for Power req.
- 20110324
- 1.Add AMD 128M*16 VRAM table of Whistler,Seymour
- 2.Update L29(pop),Q13(@) BOM Structure
- 20110327
1. Update Power SCH.

Pre MP Stage

- 20110416
- 1.Add C1465 100p for HW Card Reader
- 2.Change C38,C40,C41,C42 from 10p to 33p for ESD
- 3.Add APU_PWRGD 0 ohm(R615) on APU side for ESD
- APU_RST# 0 ohm(R598) on APU side for ESD
- 4.Remove HDT connector and releated nets,pins
- 5.Pop COM_MIC ESD diode:D41 for ESD
- 20110417
- 1.Mask PJ32,C9 for DFX
- 20110418
- 2.Remove Power Button SW1.
- 20110419
- 1.Delete H25 for Layout request
- 2.Add Test point of JTAG for 测试 request
- 3.Unpop C29,C30 for only 2 phase sku
- 4.Change PCB P/N from DA60000NA00 to DA20JU00100
- 5.Change C391,C392,C393 from 1uF to 0 ohm For UMA SKU
- 6.For BCM WLAN lost issue:
- Change C1339 from 4.7uF to 10uF
- Change C1340,C1341 from 0.1uF to 1uF
- 20110420
- 1.Change C1205,C1206 from 22pF to 15pF For RTC issue
- 2.Add HDMI Royalty:RO0000003HM

WHISTLER-PRO						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0001	SAM	C-die 128*16	800MHz	SA00003MQ60	K4W2G1646C-HC12	V
0010	SAM	G-die 64*16	933MHz	SA00004GS10	K4W1G1646G-BC11	
0011	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	
0100						
0101						
0110						
0111						
1000	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	V
1001	HYN	Vega-die 128*16	800MHz	SA00003VS10	H5TQ2G63BFR-12C	V
1010	HYN	Vega-die 64*16	900MHz	SA000041S40	H5TQ1G63DFR-11C	
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63DFR-12C	
1100	HYN	Vega-die 128*16	900MHz	SA00003YO20	H5TQ2G63BFR-11C	
1101						
1110						
1111	AMD	A-die 128*16	900MHz	SA00004U500	23EY4187MA11	

SEYMOUR-XT						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000	AMD	A-die 128*16	900MHz	SA00004U500	23EY4187MA11	
0001						
0010	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	
0011	SAM	G-die 64*16	933MHz	SA00004GS10	K4W1G1646G-BC11	
0100	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0101	SAM	C-die 128*16	800MHz	SA00003MQ60	K4W2G1646C-HC12	V
0110						
0111						
1000						
1001						
1010						
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63DFR-12C	
1100	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	
1101	HYN	Vega-die 128*16	800MHz	SA00003VS10	H5TQ2G63BFR-12C	V
1110	HYN	Vega-die 64*16	900MHz	SA000041S40	H5TQ1G63DFR-11C	V
1111	HYN	Vega-die 128*16	900MHz	SA00003YO20	H5TQ2G63BFR-11C	

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR RE-DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR / SCREW		
				Size	Document Number	Rev
				P5WS5 LA-6973P		1.0
				Date: Thursday, April 21, 2011		
				Sheet	50	of