



VCUAA

Metis 10F/10FG

LA-9161P REV 1.0 Schematic

Intel Processor (Ivy Bridge) / PCH(Panther Point)
2012-08-07 Rev 1.0





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Power Tree
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY SUBSIDIARY OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
				Date	Tuesday, October 18, 2012
				Sheet	3 of 53
				Rev	1.0

Voltage Rails						
(0 MEANS ON X MEANS OFF)						
power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
	S0	0	0	0	0	0
	S1	0	0	0	0	0
	S3	0	0	0	0	X
	S5 S4/AC	0	0	0	X	X
	S5 S4/ Battery only	0	0	0	X	X
	S5 S4/AC & Battery don't exist	0	X	X	X	X

PCH SM Bus Address			
Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b

EC SM Bus1 Address				EC SM Bus2 Address			
Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
+3VL	Smart Charger	12 H	0001 0010 b	+3VS	NVIDIA GPU	9E H	1001 1010 b
Power	Device	HEX	Address				

Platform	SKU	CPU	PCH	VGA
Chief River		Ivy Bridge i3 (CPUI3@) Ivy Bridge i5 (CPUI5@)	HM77C1(HM77@) HM77C1_R1(HM77R1@) HM77C1_R3(HM77R3@)	nVIDIA N13P-GL (N13PGL@)

BTO Option Table




Function	SKU	MIC	LAN			
description						
explain						
BTO						

Function						
description						
explain						
BTO						




Function						
description						
explain						
BTO						

Function		
description		
explain		
BTO		

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW





Please place near JCPU



IVY-BRIDGE_BGA1023

MISC
CLOCKS
THERMAL
DDR3
MISC
PWR MANAGEMENT
JTAG & BPM




by ESD request and place near CPU
Layout Note: Place these resistors near Processor

Routed as a single daisy chain


Close to CPU side

Buffered Rest to CPU




XDP Connector


FAN Control Circuit



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Ivy Bridge_JTAG/XDP/FAN		
				VCUAA		
				Date: Tuesday, October 16, 2012		
				Sheet 5 of 53		




PCI EXPRESS -- GRAPHICS





PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)

	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF-265 nF
	Gen3	180 nF-265 nF
SANDY Bridge	Gen1/Gen2	180 nF-265 nF
NV N13X	Gen1/2/3	Suggest 220 nF






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Ivy Bridge_DMI/PEG/FDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Custom	VCUAA	1.0
				Date:	Tuesday, October 16, 2012	Sheet 6 of 53


















Standard Type
DDR3 SO-DIMM B







SPD setting (SA0, SA1)
PU/PD by Channel A/B
->Channel A 00
->Channel B 01

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DDRIII-SODIMM1					
								Document Number		VCUAA		Rev 1.0	
								Date: Tuesday, October 16, 2012		Sheet 12 of 53			





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	VGA_N13P_PEG & DAC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date: Tuesday, October 16, 2012					Sheet 13 of 53

VRAM Interface





Security Classification	Compal Secret Data		Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Tuesday, October 16, 2012				Sheet 14 of 53





Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
								VGA_N13P POWER & GND			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Rev		1.0	
								Document Number			
								Date:		Tuesday, October 16, 2012	
								Sheet		17 of 53	




64Mx16 DDR3 *8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available	LOW	HIGH







64Mx16 DDR3 *8==>1GB



	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

64Mx16 DDR3 *8==>1GB










	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	VGA_N13P VRAM Channel CL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No.	Document Number	Rev
				Customer		1.0
				Date:	Tuesday, October 16, 2012	Sheet

VRAM DDR3 chips (1GB)




64Mx16 DDR3 *8==>1GB



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		


LOW HIGH

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	VGA N13P VRAM Channel CH
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Date	Tuesday, October 16, 2012
				Sheet	21 of 53




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LVDS					
						Doc No		Document Number		Rev	
						Custom		VCUAA		1.0	
						Date		Tuesday, October 16, 2012		Sheet 22 of 53	





<27> UMA_HDMI_TXC+	CV336	1	2	0.1U 0402 10V7K	UMA DVI TXC+
<27> UMA_HDMI_TXC-	CV337	1	2	0.1U 0402 10V7K	UMA DVI TXC-
<27> UMA_HDMI_TXD0+	CV338	1	2	0.1U 0402 10V7K	UMA DVI TXD0+
<27> UMA_HDMI_TXD0-	CV339	1	2	0.1U 0402 10V7K	UMA DVI TXD0-
<27> UMA_HDMI_TXD1+	CV340	1	2	0.1U 0402 10V7K	UMA DVI TXD1+
<27> UMA_HDMI_TXD1-	CV341	1	2	0.1U 0402 10V7K	UMA DVI TXD1-
<27> UMA_HDMI_TXD2+	CV342	1	2	0.1U 0402 10V7K	UMA DVI TXD2+
<27> UMA_HDMI_TXD2-	CV343	1	2	0.1U 0402 10V7K	UMA DVI TXD2-




HDMI W/O Logo: R0000001HM
HDMI W/Logo: R00000002HM
HDMI W/Logo + HDCP: R00000003HM






common CHoke use 67ohm
5/30 change to 90ohm EMI request



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						HDMI Conn.					
						Document Number		VCUAA		Rev 1.0	
						Date: Tuesday, October 16, 2012		Sheet 23 of 53			





Placement near to YH1



PCH_SPKR
High = Enabled "No Reboot Mode"
Low = Disabled (Default)

HDA_SDO
ME debug mode,
this signal has a weak internal pull down
*Low = Disable (default)
High = Enable (flash descriptor security override)


HDA_SYNC
*This signal has a weak internal pull down
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V
Need to pull high for Chief River Mobile platform



Socket: SP07000F500/SP07000H900

Please place U13 & U4 close to U2 PCH,
please place RH66, RH67, RH68 near UH3


Please place RH267 near RH66, Please place RH271 near RH67,
Please place RH269 near RH68.






Change Net name due to
this function is high active

For RF


SPI ROM for Win8 (2MByte)




2MB ROM P/N:
SA000041N00
SA00003FO10




HDD
mSATA




BOOT BIOS Strap Bit 0
If use GCLK, please delete DH1









Un-mount for reduce power consumption at S0, S3 state



Security Classification	Compal Secret Data			Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Document Number	Rev
				Customer	Rev
				VCUAA	1.0
				Date	Rev
				Tuesday, October 16, 2012	1.0
				Sheet	24 of 53






Digital Display Interface


HDMI



Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2012/04/19	Deciphered Date	2015/04/19	Title		
					PCH_CRT/LVDS/HDMI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev	Document Number	Rev
					Custom	VCUAA	1.0
					Date:	Tuesday, October 16, 2012	Sheet 27 of 53

For Optimus




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
								PCH_PCI/USB/NAND			
								Rev 1.0			
								Date: Tuesday, October 16, 2012			
								Sheet 28 of 53			








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PCH_GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Customer	VCUAA
				Date	Tuesday, October 16, 2012
				Sheet	32 of 53

SATA HDD Conn.




Security Classification	Compal Secret Data			Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	HDD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VCUAA	1.0
				Date: Tuesday, October 16, 2012	Sheet 33 of 53





LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*

*
S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PCIe-LAN-RTL8105E	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				VCUAA	1.0	
				Date: Tuesday, October 16, 2012	Sheet	35 of 53


Left USB 2.0 x 1





Right side USB 3.0 x 2/ Sleep&Charge

USB Sleep & Charge Auto-Mode/Mode3








MAX14600 & MAX14617			
CB0 SLP_CHG_M4	CB1 SLP_CHG_M3	CB2 (14617 only)	STATUS
0	0	0	AUTO MODE
0	1	0	Force Dedicated charger mode (MODE3)
1	0	0	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM
1	1	0	Pass-Through (USB) Mode with CDP Emulation: Auto Connect DP/DM to TDP/TDM depending on CDP status
X	X	1	Force Apple 2A Charger Mode: Apple 2A resistor dividers



35mA for 3.3V level




For EMI
please place near codec




Beep sound



PCI Beep



Ext.MIC/LINE IN JACK




place close to chip




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/04/19				Title			
Deciphered Date				2015/04/19				HDA-ALC259-VC			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Date: Tuesday, October 16, 2012			
				Sheet 38 of 53							


HeadPhone/LINE OUT JACK




EXT.MIC/LINE IN JACK




SPK CONN.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title		
				AUDIO CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						1.0
				Date:	Tuesday, October 16, 2012	Sheet 39 of 53




Power Button




LPC Debug Port




LED/LID/TP SMALL BOARD




Keyboard LED




Screw Hole








ISPD






PH1 under CPU batten side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C

Please locate these parts
 Near EC chip




RTC Battery




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PWR-DCIN / BATT CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
				Date: Tuesday, October 16, 2012	Sheet 43 of 53

for reverse input protection



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
				Rev	1.0
Date: Tuesday, October 16, 2012		Sheet		44	of 53

3.3V
Peak Current 7.5A
OCP current 10A
Delta I=1.160A ,ripple=1.160 x17m=19.27mV
FSW=455kHz
DCR 35mohm +/-15%
TYP MAX
H/S Rds(on) :27mohm , 34mohm
L/S Rds(on) :19mohm , 23.5mohm




Security Classification		Compal Secret Data		Title	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VCUAA	1.0
Date: Tuesday, October 16, 2012				Sheet	45 of 53

Mode	Level	+0.75VSP	VTTREF_1.5V
S5	L	off	off
S3	L	off	on
S0	H	on	on


Note: S3 - sleep ; S5 - power off

1.5V
Peak Current 10A
OCP current 12.7A
FSW=500kHz
DCR 10mohm

	TYP	MAX
H/S Rds(on)	:27mohm ,	34mohm
L/S Rds(on)	:9.6mohm ,	13mohm



0.75Volt +/- 5%
Peak Current 1.5A
OCP Current 1.5A



1.05V
Peak Current 14A
OCP current 15.08A
FSW=300kHz
Delta I=5.883A, Rippe=5.883x 4.5m=26.473mV
DCR 3.7ohm +

TYP MAX
H/S Rds(on) :5.6mohm , 6.8mohm
L/S Rds(on) :3.7mohm , 5mohm


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PWR-V1.05SP/16V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
				Date:	Tuesday, October 16, 2012
				Sheet	47 of 53
				Rev	1.0

The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.750V

output voltage adjustable network

VCCSA
TDC 4.2A
Peak Current 6.0A
OCP current 7.5A
Freque = 700K




VCCSA
Peak Current 1.54A
OCP current 1.078A

DELL CONFIDENTIAL/PROPRIETARY


123		PWR-VCCSAP/1.8VSP		Rev 1.0	
File	Size	Document Number	VCUAA	Sheet	48 of 53
Date:	Tuesday, October 16, 2012				

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


+CPU_CORE




+CPU_CORE




+CPU_CORE



+GFX_CORE






+1.05V_VCCP



Chief River ULV	330uF*9m	22uF	10uF	2.2uF	1uF
CPU	2	14		16	
GFX_CORE	1	6	6		11
1.05V_VCCP	2		11		26

VGA_Core
TDC 35A
Peak Current 42A
OCP current 65A
Load line -
FSW=300kHz
DCR 1.5~1.8mohm +/-5%
TYP
H/S Rds(on) :11.2mohm , MAX
L/S Rds(on) :3.7mohm , 14mohm
5mohm

Total capacitor
1320u
ESR=2.25m ohm



PR931	PR932	LL
@	@	X
@	@	V

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG #	Modify List	Date	Phase
1	HW command (Follow QFKAA)	45	change PR330 13K to 14K	2012/5/17	DVT
2	HW command (Follow QFKAA)	45	change PR351 20K to 19.1K	2012/5/17	DVT
4	fine tune 1.5V ocp =12.6A	46	change PR158 13.3K to 16.2K	2012/5/17	DVT
5	fine the 1.05V vout volatge=1.059V	47	change PR411 10.5K to 9.76K	2012/5/17	DVT
6	fine tune the CPU load line =2.7mV	49	change PR521 14.3K to 17.4K	2012/5/17	DVT
7	fine tune the GFX load line =3.7mV	49	change PR551 10.5K to 16.2K	2012/5/21	DVT
8	fine tune the GFX load line =3.7mV	49	change PC522 560P to 330P	2012/5/21	DVT
9	fine tune the GFX OCP setting	49	change PR537 13.3K to 8.66K	2012/5/21	DVT
10	purchaser command for cost down plane	48	change PU460 SY8037D to TPS51463	2012/5/22	DVT
11	for 1.05V high frequence change to remote sense	47	add PR402 reserve PR401	2012/5/24	DVT
12	for 1.05V high frequence	47	change PR412 100k to 12K	2012/5/24	DVT
13	change the same solution for 2nd sourcd	44	change PQ203 TPCA8057 to A0N6504	2012/5/24	DVT
14	change the same solution for 2nd sourcd	44	change PR227 with the same PR211	2012/5/25	DVT
15	change the same solution for 2nd sourcd	46	change PC157 with the same PC996	2012/5/25	DVT
16	fine tune 1.05V vout volatge=1.059V	47	change PR410 12K to 11K	2012/5/25	DVT
17	fine tune the CPU DCR sense	49	change PR538 49.9K to 57.6K	2012/5/25	DVT
18	fine tune the CPU DCR sense	49	change PR550 1.13K to 1.58K	2012/5/25	DVT
19	fine tune the 5V OCP=18A	45	change PR357 120K to 133K	2012/5/25	DVT
20	fine tune 3.3V OCP =10A	45	change PR337 120K to 200K	2012/5/25	DVT
21	for 1.05V high frequence	47	change PL402 0.47u to 0.24u	2012/5/25	DVT
22	for 1.05V high frequence	47	Reserve the PC415 and PC416	2012/5/25	DVT
23	change the 3v/5v IC version	45	change the PU330 RT8243B to RT8243A	2012/5/25	DVT
24	change 1.5V chokethe same part number with PL462	46	change the PL152 SH000006J00 to SH00000KS00	2012/5/25	DVT
25	change 1.05V high frequence OCP=16.5A	47	change the PR407 75K to 64.9K	2012/5/25	DVT
26	change charger current =3.46A	48	change the PR241 150 Kto 357K		
27	change the PF2 for design change	43	change the PF2 8A to 10A		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VCUAA
Date:	Tuesday, October 16, 2012	Sheet	52	of	53
				Rev	1.0

HW PIR (Product Improve Record)

VCUAA LA-9161P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.3 TO 1.0

Item	Page	Date	Request	Solution
1)	24	2012/7/23A	Change RTCBATT power rail from GCLK to original design	DH1 mount always
2)	24	2012/7/23A	remove BIOS socket	UH3 mount always
3)	41	2012/7/23A	remove debug SW	Change SW2 to @
4)	38	2012/7/26A	EMI request	CA71,CA72,CA75,CA76 mount SE025102K80/1000pF
5)	41	2012/8/3A	Update JBLG footprint	Change JBLG footprint to E-T_7182K_F04N-00R_4P
6)	41	2012/8/3A	Update H20	Change H20 from 3P8 to 3P3 size
7)	05	2012/8/6C	remove JTAG for ESD request	remove T5, T8, T9, T10, T11, T12, T13, T14, T15, T16, T17
8)	42	2012/8/6D	ESD request	mount C20,C21,C28,C30,C32,C33,C36,C37,C38,C39,C40; add C44 on SUSP
9)		2012/8/6D	Change footprint of 0ohm to Short_pad	Change location: LL2, R1, R16, R17, R388, RA17, RA18, RA28, RB1,RB32, RB34, RC119, RC183, RC73, RC88, RC92, RC94, RC95, RH128, RH208, RH213, RH214, RH221, RH242, RH244, RH246, RH247, RH249, RH25, RH286, RH311, RH312, RH314, RL433, RV182, RV80, RV81
10)	41	2012/8/6D	Change PCB PN	Change to DAZ0T700100
11)	34	2012/8/6D	EMI request	Change CM18 from 47pF to 680pF
12)	42	2012/8/6D	EMI request	Add C1(680pF) on +GFX_CORE, place close to CPU