


PHQAA

Marseille 10R/10RG

LA-6831P REV 0.1 Schematic

**Intel Processor (Sandy Bridge) / PCH (Cougar Point)
2010-07-05 Rev 0.1**

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	200910/9	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size B	Document Number PHQAA LA-6831P M/B	Rev 0.1
				Date Monday, August 02, 2010	Sheet 1 of 58	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	200910/9	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Tree		
				Size	Document Number	Rev
					PHQAA LA-6831P M/B	01
				Date	Monday, August 09, 2010	Sheet 3 of 58

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	New Card		
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		
+3VS	3G		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	HDMI-CEC	34 H	0011 0100 b
Power	Device	HEX	Address
+3VL	Cap. Sensor		Virtual I2C

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	NVIDIA GPU	9A H	1001 1010 b
+3VS	G-Sensor	40 H	0100 0000 b
+3VS	Light Sensor	52 H	0101 0010 b

Platform	SKU	CPU	PCH	VGA
Calpella	UMA (OPT@)	Arrandale	HM55@/HM57@	N/A
	Discrete (DIS@)	Clarksfield/Arrandale	HM55@/HM57@/PM55@	N11P@/N11M@
	Optimus (OPT@)	Arrandale	HM55@/HM57@	N11P@/N11M@

BTO Option Table

Function	HDMI				CPU		
description	HDMI				Arrandale	Clarksfield	
explain	UMA	Discrete/Optimus	COMMON	CEC	Arrandale	Clarksfield	Clarksfield with S3 Power Saving
BTO	IHDMI@	DHDMI@	HDMI@	CEC@	M1@	M3@	PSM3@

Function	MINI PCI-E SLOT			LAN		Fingerprint	Modem	CIR	KB Light
description	SLOT2		SLOT1	LAN		Fingerprint	Modem	CIR	KB Light
explain	3G	TV Tuner	WIMAX	10/100M	Giga	Fingerprint	Modem	CIR	KB Light
BTO	3G@	TV@	WIMAX@	8105E@	8111E@	FP@	MDC@	CIR@	KBL@










Function	Felica	BLUE TOOTH	G-SENSOR	SKU		LVDS		Camera & Mic	
description	Felica	BLUE TOOTH	G-SENSOR	SKU		3D Panel		Camera & Mic	
explain	Felica	BLUE TOOTH	G-SENSOR	Discrete	Optimus	Discrete		Optimus	Camera & Mic
BTO	FELICA@	BT@	GSENSOR@	DIS@	OPT@	3D@	NO3D@	OPTFH@	CAM@

Function	S3 Power Saving		GPU					
description	S3 Power Saving		N11P & N11E			N11M		
explain	No Power Saving	Power Saving	VRAM	N11P	N11E	N11M-GE1	N11M-GE2	N11M-OP1
BTO	NOPS@	PS@	8PCS@	N11P@	N11E@	N11MGE1@	N11MGE2@	N11MOP@

Function	Card reader		New Card
description	JMB385C/389C		New Card
explain	JMB385C	JMB389C	New Card
BTO	JMB385@	JMB389@	NEW@


STATE	SIGNAL		
	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	200910/9	Deciphered Date	2010/01/23	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev
					PHQAA LA-6831P M/B	0.1
				Date: Monday, August 02, 2010	Sheet 4 of 58	




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		200910/9		Deciphered Date		2010/01/23		Title	
								Sandy Bridge_JTAG/XDP/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number	
						Custom		PHQAA LA-6831P M/B	
						Date:		Monday, August 02, 2010	


eDP_COMP signals should be shorted near balls and routed with typical impedance <25m ohm



Close to CPU



JCPUA





Intel (R) FDI

PCI EXPRESS * - GRAPHICS

eDP

Sandy Bridge_rPGA_Rev0p61



PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)

PCIE_GTX_C_CRX_N[0..15] <13>





PCIE_GTX_C_CRX_P[0..15] <13>

PCIE_CTX_C_CRX_N[0..15] <13>

PCIE_CTX_C_CRX_P[0..15] <13>


Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIE Gen3 (8GT/s)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge_DMI/PEG/FDI	
Size		Document Number		Rev	
Custom		PHQAA LA-6831P M/B		0.1	
Date:		Monday, August 02, 2010		Sheet 6 of 58	






DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge_DDR3	
Size		Document Number		PHQAA LA-6831P M/B	
Custom		Date		Monday, August 02, 2010	
		Sheet		7 of 58	
				Rev 0.1	







1.8V RAIL

- | | |
|------|--------|
| AT24 | VAXG1 |
| AT23 | VAXG2 |
| AT20 | VAXG3 |
| AT12 | VAXG4 |
| AT18 | VAXG5 |
| AT17 | VAXG6 |
| AR2 | VAXG7 |
| AR23 | VAXG8 |
| AR21 | VAXG9 |
| AR20 | VAXG10 |
| AR18 | VAXG11 |
| AR17 | VAXG12 |
| AP24 | VAXG13 |
| AP23 | VAXG14 |
| AP21 | VAXG15 |
| AP20 | VAXG16 |
| AP17 | VAXG17 |
| AN24 | VAXG18 |
| AN23 | VAXG19 |
| AN21 | VAXG20 |
| AN20 | VAXG21 |
| AN17 | VAXG22 |
| AN18 | VAXG23 |
| AM24 | VAXG24 |
| AM23 | VAXG25 |
| AM21 | VAXG26 |
| AM20 | VAXG27 |
| AM18 | VAXG28 |
| AM17 | VAXG29 |
| AL24 | VAXG30 |
| AL23 | VAXG31 |
| AL21 | VAXG32 |
| AL20 | VAXG33 |
| AL18 | VAXG34 |
| AK24 | VAXG35 |
| AK23 | VAXG36 |
| AK21 | VAXG37 |
| AK18 | VAXG38 |
| AK17 | VAXG39 |
| AK12 | VAXG40 |
| AK10 | VAXG41 |
| AJ24 | VAXG42 |
| AJ23 | VAXG43 |
| AJ21 | VAXG44 |
| AJ20 | VAXG45 |
| AJ18 | VAXG46 |
| AJ17 | VAXG47 |
| AJ12 | VAXG48 |
| AH24 | VAXG49 |
| AH23 | VAXG50 |
| AH21 | VAXG51 |
| AH18 | VAXG52 |
| AH17 | VAXG53 |
| | VAXG54 |



KG_SENSE




Bottom Socket Cavity



Follow CRB 1.0.




+1.5V_CPU Decoupling:
1X 330U (6m ohm), 6X 10U




VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.75 V
1	1	0.65 V



For Sandy Bridge






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	Sandy Bridge POWER-2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				PHQAA LA-6831P M/B	
Date: Monday, August 02, 2010				Sheet	9 of 58
3		2		1	



☐	CV5	☐	CV6
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV13	☐	CV14
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV15	☐	CV16
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV17	☐	CV18
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV19	☐	CV20
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV21	☐	CV22
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV23	☐	CV24
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV25	☐	CV26
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV27	☐	CV28
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV37	☐	CV38
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV39	☐	CV40
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV41	☐	CV42
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV49	☐	CV50
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV51	☐	CV52
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV53	☐	CV54
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@
☐	CV35	☐	CV36
☐	0.22U_0402_10V6K	☐	0.22U_0402_10V6K
☐	OPT@	☐	OPT@

[illegible]

PEX_TERM	
PLLVD	
SP_PLLVD	
VID_PLLVD	
XTAL_IN	CLK
XTAL_OUT	
XTAL_OUTBUFF	
XTAL_SSIN	
I2CS_SCL	
I2CS_SDA	
I2CC_SCL	
I2CC_SDA	
I2SD_SCL	



Security Classification	Compal Secret Data		
Issued Date	2009/01/01	Deciphered Date	2010/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title			VGA_PCIE/DAC/GPIO
Size	Document Number	Rev	
	PHQAA LA-6831P M/B	0.1	

N12M-GE Performance Mode


Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	606	790	1.00 V
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GS Performance Mode


Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GE Performance Mode

Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD





32A for N11E-GE1-LP
28A for N11P-GE1
16A for N11M-GE1 & N11M-OP1
14A for N11M-GE2




CV225 22U_0603_6.3V6M OPT@	CV227 22U_0603_6.3V6M OPT@
CV226 22U_0603_6.3V6M OPT@	CV227 22U_0603_6.3V6M OPT@
CV57 330U_2.5V_M_R17 OPT@	CV58 330U_2.5V_M_R17 OPT@
CV10 47U_0805_4V6 OPT@	CV43 22U_0805_6.3V6M OPT@
CV60 10U_0603_6.3V6M OPT@	CV61 10U_0603_6.3V6M OPT@
CV51 47U_0805_4V6 OPT@	CV62 1U_0402_6.3V4Z OPT@
CV44 0.22U_0402_6.3V6K OPT@	CV52 0.22U_0402_6.3V6K OPT@
CV55 0.22U_0402_6.3V6K OPT@	CV59 0.1U_0402_16V7K OPT@
CV63 0.1U_0402_16V7K OPT@	CV64 0.047U_0402_25V6K OPT@
CV85 0.047U_0402_25V6K OPT@	CV86 0.047U_0402_25V6K OPT@
CV70 0.022U_0402_25V7K OPT@	CV71 0.022U_0402_25V7K OPT@
CV123 0.022U_0402_25V7K OPT@	CV74 0.01U_0402_25V7K OPT@
CV75 0.01U_0402_25V7K OPT@	CV76 0.01U_0402_25V7K OPT@
CV77 0.01U_0402_25V7K OPT@	CV78 0.01U_0402_25V7K OPT@
CV79 0.01U_0402_25V7K OPT@	CV124 0.01U_0402_25V7K OPT@
CV125 0.01U_0402_25V7K OPT@	

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2009/01/01		Deciphered Date		2010/01/01		Title		
								VGA_VGA CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev		
						PHQAA LA-6831P M/B			0.1	
						Date:	Monday, August 02, 2010		Sheet	15 of 58
		3		2						





Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/01	Deciphered Date	2010/01/01	VGA_ GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PHQAA LA-6831P M/B	
				Date:	Monday, August 02, 2010
				Sheet	17 of 58



GB2-128
Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

<22,23> MDB[0..63]

MDB[0..63]

MDB0 B13 FBC_D0
MDB1 D13 FBC_D1
MDB2 A13 FBC_D2
MDB3 C16 FBC_D3
MDB4 C16 FBC_D4
MDB5 B16 FBC_D5
MDB6 A17 FBC_D6
MDB7 D16 FBC_D7
MDB8 C13 FBC_D8
MDB9 B11 FBC_D9
MDB10 C11 FBC_D10
MDB11 A11 FBC_D11
MDB12 C10 FBC_D12
MDB13 C8 FBC_D13
MDB14 B8 FBC_D14
MDB15 A8 FBC_D15
MDB16 E8 FBC_D16
MDB17 F8 FBC_D17
MDB18 F9 FBC_D18
MDB19 F12 FBC_D19
MDB21 D8 FBC_D20
MDB22 D11 FBC_D21
MDB23 E11 FBC_D22
MDB24 D12 FBC_D23
MDB25 E13 FBC_D24
MDB26 F13 FBC_D25
MDB27 F14 FBC_D26
MDB28 F15 FBC_D27
MDB29 E16 FBC_D28
MDB30 F16 FBC_D29
MDB31 F17 FBC_D30
MDB32 D29 FBC_D31
MDB33 F27 FBC_D32
MDB34 F28 FBC_D33
MDB35 E28 FBC_D34
MDB36 D26 FBC_D35
MDB37 F25 FBC_D36
MDB38 D24 FBC_D37
MDB39 E25 FBC_D38
MDB40 E32 FBC_D39
MDB41 D33 FBC_D40
MDB42 D33 FBC_D41
MDB43 E31 FBC_D42
MDB44 C33 FBC_D43
MDB45 F29 FBC_D44
MDB46 D30 FBC_D45
MDB47 E29 FBC_D46
MDB48 B29 FBC_D47
MDB49 C31 FBC_D48
MDB50 C29 FBC_D49
MDB51 B31 FBC_D50
MDB52 C32 FBC_D51
MDB53 B32 FBC_D52
MDB54 B35 FBC_D53
MDB55 B34 FBC_D54
MDB56 A29 FBC_D55
MDB57 B28 FBC_D56
MDB58 A28 FBC_D57
MDB59 C28 FBC_D58
MDB60 C26 FBC_D59
MDB61 D25 FBC_D60
MDB62 B25 FBC_D61
MDB63 A25 FBC_D62

UVIC

Part 3 of 7

MEMORY INTERFACE C

FBC_CMD0
FBC_CMD1
FBC_CMD2
FBC_CMD3
FBC_CMD4
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD18
FBC_CMD19
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_CMD27
FBC_CMD28
FBC_CMD29
FBC_CMD30
FBC_CMD31

FBC_QM0
FBC_QM1
FBC_QM2
FBC_QM3
FBC_QM4
FBC_QM5
FBC_QM6
FBC_QM7

FBC_QQS_RN0
FBC_QQS_RN1
FBC_QQS_RN2
FBC_QQS_RN3
FBC_QQS_RN4
FBC_QQS_RN5
FBC_QQS_RN6
FBC_QQS_RN7

FBC_QQS_WP0
FBC_QQS_WP1
FBC_QQS_WP2
FBC_QQS_WP3
FBC_QQS_WP4
FBC_QQS_WP5
FBC_QQS_WP6
FBC_QQS_WP7

FBC_WCK0
FBC_WCK0_N
FBC_WCK1
FBC_WCK1_N
FBC_WCK2
FBC_WCK2_N
FBC_WCK3
FBC_WCK3_N

FBC_CLK0
FBC_CLK0_N
FBC_CLK1
FBC_CLK1_N

F18 CMDB0
E19 CMDB1
D18 CMDB2
C17 CMDB3
F19 CMDB4
C19 CMDB5
B17 CMDB6
E20 CMDB7
B19 CMDB8
D20 CMDB9
A19 CMDB10
D19 CMDB11
C20 CMDB12
F20 CMDB13
B20 CMDB14
G21 CMDB15
F22 CMDB16
F24 CMDB17
E23 CMDB18
C25 CMDB19
E21 CMDB20
E22 CMDB21
D21 CMDB22
A23 CMDB23
D22 CMDB24
B23 CMDB25
C22 CMDB26
B22 CMDB27
A22 CMDB28
A20 CMDB29
G20 CMDB30

A16 DQMB0
E11 DQMB1
D15 DQMB2
D27 DQMB3
D34 DQMB4
A34 DQMB5
D28 DQMB6
D28 DQMB7

B14 DQSB#0
D9 DQSB#1
E14 DQSB#2
E26 DQSB#3
D31 DQSB#4
A31 DQSB#5
A26 DQSB#6
A26 DQSB#7

C14 DQSB#8
A10 DQSB#9
E10 DQSB#10
D14 DQSB#11
E26 DQSB#12
D32 DQSB#13
A32 DQSB#14
B26 DQSB#15

G14 WCK0
G15 WCK0_N
G11 WCK1
G12 WCK1_N
G27 WCK2
G28 WCK2_N
G24 WCK3
G25 WCK3_N

E17 CLKB0
D17 CLKB0#
D23 CLKB1
E23 CLKB1#


DQMB[7..0] <22,23>

DQSB[7..0] <22,23>

DQSB[7..0] <22,23>

GB2-128 Mode E - Mirror Mode Mapping



DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



RV61
10K_0402_5%
N12PGE@
RV105
60.4_0402_1%
N12PGE@

Security Classification		Compal Secret Data		Title	
Issued Date	2009/01/01	Deciphered Date	2010/01/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1	
				Date:	Monday, August 02, 2010
				Sheet	19 of 58



Memory Partition A - Lower 32 bits



GB2-128
Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15


Memory Partition A - Upper 32 bits



GB2-128
Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


Memory Partition C - Lower 32 bits



GB2-128
Mode E - Mirror Mode Mapping



DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition C - Upper 32 bits



GB2-128
Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



GPU	DeviceID	ROM_SCLK	STRAP2
N12M-GE	0x0A7A	Pull up 15K	Pull up 15K
N12P-GS	0x0DF4	Pull up 15K	Pull down 25K
N12P-GE	0x0DF5	Pull up 15K	Pull down 30K

Hynix H5TQ1G63BFR-12C SA000032400	512M	0010	PD 15K
	1G	0010	PD 15K
Samsung K4W1G1646E-HC12 SA000035700	512M	0011	PD 20K
	1G	0011	PD 20K

SD034150280

SD034200280

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM (Default)
1	BIOS ROM is present

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	256MB (Default)
1	Reserved

USER Straps	
User [3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable


SLOT_CLOCK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device
1	VGA Device (Default)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/01/01	Deciphered Date	2010/01/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date	Monday, August 02, 2010	Sheet 24 of 58

Signal	Pin	Function	Supply	Current	Notes
<31> LCD_TXOUT0+	R262	OPT0_2	LVDS_TXOUT0+	0.0402 5%	
<31> LCD_TXOUT0-	R263	OPT0_2	LVDS_TXOUT0-	0.0402 5%	
<31> LCD_TXOUT1+	R265	OPT0_2	LVDS_TXOUT1+	0.0402 5%	
<31> LCD_TXOUT1-	R264	OPT0_2	LVDS_TXOUT1-	0.0402 5%	
<31> LCD_TXOUT2+	R298	OPT0_2	LVDS_TXOUT2+	0.0402 5%	
<31> LCD_TXOUT2-	R277	OPT0_2	LVDS_TXOUT2-	0.0402 5%	
<31> LCD_TXCLK+	R297	OPT0_2	LVDS_TXCLK+	0.0402 5%	
<31> LCD_TXCLK-	R296	OPT0_2	LVDS_TXCLK-	0.0402 5%	
<31> LCD_EDID_CLK	R300	OPT0_2	LVDS_EDID_CLK	0.0402 5%	
<31> LCD_EDID_DATA	R299	OPT0_2	LVDS_EDID_DATA	0.0402 5%	
<31> PCH_PWM	R332	OPT0_2	LED_PWM	0.0402 5%	
<31> UMA_ENVDD	R350	OPT0_2	LCD_ENVDD	0.0402 5%	
<31> UMA_ENBKL	R357	OPT0_2	EC_ENBKL	0.0402 5%	EC_ENBKL <44>



<14>	VGA_TXOUT0+		1	DIS0	2	R331	0	0402_5%	LVDS_TXOUT0+
<14>	VGA_TXOUT0-		1	DIS0	2	R309	0	0402_5%	LVDS_TXOUT0-
<14>	VGA_TXOUT1+		1	DIS0	2	R317	0	0402_5%	LVDS_TXOUT1+
<14>	VGA_TXOUT1-		1	DIS0	2	R315	0	0402_5%	LVDS_TXOUT1-
<14>	VGA_TXOUT2+		1	DIS0	2	R308	0	0402_5%	LVDS_TXOUT2+
<14>	VGA_TXOUT2-		1	DIS0	2	R302	0	0402_5%	LVDS_TXOUT2-
<14>	VGA_TXCLK+		1	DIS0	2	R305	0	0402_5%	LVDS_TXCLK+
<14>	VGA_TXCLK-		1	DIS0	2	R304	0	0402_5%	LVDS_TXCLK-
<13>	VGA_EDID_CLK		1	DIS0	2	R314	0	0402_5%	LVDS_EDID_CLK
<13>	VGA_EDID_DATA		1	DIS0	2	R310	0	0402_5%	LVDS_EDID_DATA
<13>	VGA_BL_PWM		1	DIS0	2	R349	0	0402_5%	LED_PWM
<13>	VGA_ENVDD		1	DIS0	2	R356	0	0402_5%	LCD_ENVDD
<13>	VGA_ENBKL		1	DIS0	2	R358	0	0402_5%	EC_ENBKL

The schematic shows a differential pair of transistors, R1434 and R1435, connected to a +3VS supply and an EDP@ ground. The outputs are labeled LVDS_EDID_DAT and LVDS_EDID_CLK, both with a 100K_0402_5% resistor.

Signal	Pin	Function	Value	Frequency	Source
<14> VGA_TZOUT0+	R500	1 30 @	2	0.0402 5%	LVDS_TZOUT0+
<14> VGA_TZOUT0-	R501	1 30 @	2	0.0402 5%	LVDS_TZOUT0-
<14> VGA_TZOUT1+	R502	1 30 @	2	0.0402 5%	LVDS_TZOUT1+
<14> VGA_TZOUT1-	R503	1 30 @	2	0.0402 5%	LVDS_TZOUT1-
<14> VGA_TZOUT2+	R504	1 30 @	2	0.0402 5%	LVDS_TZOUT2+
<14> VGA_TZOUT2-	R505	1 30 @	2	0.0402 5%	LVDS_TZOUT2-
<14> VGA_TZCLK+	R507	1 30 @	2	0.0402 5%	LVDS_TZCLK+
<14> VGA_TZCLK-	R508	1 30 @	2	0.0402 5%	LVDS_TZCLK-

11

IO#	IO Name	IO#	IO Name	IO#	IO Name	IO#	IO Name	IO#	IO Name
<14>	VGA_EDP_TX0+	C880	EDP@	1	0.1U_0402_16V7K	LVDS	TZOUT0+		
<14>	VGA_EDP_TX0-	C881	EDP@	1	0.1U_0402_16V7K	LVDS	TZOUT0-		
<14>	VGA_EDP_TX1+	C882	EDP@	1	0.1U_0402_16V7K	LVDS	TZOUT1+		
<14>	VGA_EDP_TX1-	C883	EDP@	1	0.1U_0402_16V7K	LVDS	TZOUT1-		
<14>	VGA_EDP_TX2+	C884	EDP@	1	0.1U_0402_16V7K	LVDS	TZOUT2+		
<14>	VGA_EDP_TX2-	C885	EDP@	1	0.1U_0402_16V7K	LVDS	TZOUT2-		
<14>	VGA_EDP_TX3+	C886	EDP@	1	0.1U_0402_16V7K	LVDS	TZCLK+		
<14>	VGA_EDP_TX3-	C887	EDP@	1	0.1U_0402_16V7K	LVDS	TZCLK-		
<14>	VGA_EDP_AUX	C888	EDP@	1	0.1U_0402_16V7K	LVDS	EDID_CLK		
<14>	VGA_EDP_AUX	C889	EDP@	1	0.1U_0402_16V7K	LVDS	EDID_DATA		

Close to LVDS1 Connector

Close to LVDS Connector

The diagram illustrates the internal wiring of the ACES_87242-3001-09 camera module. It shows the connection between the camera's pins (CAM@) and the board's components. The camera's pins are labeled with their functions and pin numbers. The board's components are labeled with their values and functions. The diagram includes a USB20 P11 R connector, LVDS TXOUT0+/-, TXOUT1+/-, TXOUT2+/-, TXCLK+/-, and TXCLK- signals. The camera is powered by +3V5 and +3V5 LVDS CAM. The board includes a D84 connector, a PACDN042Y3R_SOT23-3 component, and various resistors (R388, R103, R113, R143, R1440, C226, C227). The camera's internal components are labeled with their pin numbers and functions, such as LVDS EDID CLK, INT MIC CLK, INT MIC DATA, LED PWM, BKOFF# R, LCD_ENVDD, and LCD_INV. The board's components are labeled with their values and functions, such as 0.1u_0402_16V4Z, 0.0603_5%, 0.0402_5%, 33_0402_5%, 10K_0402_5%, 0.0402_5%, 0.0803_5%, 0.1u_0402_16V4Z, and 4.7u_0805_10V4Z.


Pin connection diagram for the JLVDS1 component:

- Pin 1: LVDS_TZOUT0+
- Pin 2: LVDS_TZOUT0-
- Pin 3: LVDS_TZOUT1+
- Pin 4: LVDS_TZOUT1-
- Pin 5: LVDS_TZOUT2+
- Pin 6: LVDS_TZOUT2-
- Pin 7: LVDS_TZCLK+
- Pin 8: LVDS_TZCLK-
- Pin 9: +5VALW
- Pin 10: Ground
- Pin 11: GND1
- Pin 12: GND2

Component label: JLVDS1

Part number: ACES_87213-1000N

Symbol: Q



Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	LVDS/eDP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND TRADE SECRETS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	PHQAA LA-6831P M/B	0.1	
				Date:	Monday, August 02, 2010	Sheet	25 of 58

OPTIMUS

<31> UMA_CRT_R	R200	0.0402_5%	CRT_R
<31> UMA_CRT_G	R204	0.0402_5%	CRT_G
<31> UMA_CRT_B	R211	0.0402_5%	CRT_B
<31> UMA_CRT_HSYNC	R213	0.0402_5%	CRT_HSYNC
<31> UMA_CRT_VSYNC	R235	0.0402_5%	CRT_VSYNC
<31> UMA_CRT_CLK	R236	0.0402_5%	CRT_CLK
<31> UMA_CRT_DATA	R261	0.0402_5%	CRT_DATA




Close to CRT Connector

R200	R204	R211
0.0402_5%	0.0402_5%	0.0402_5%
UMA@	UMA@	UMA@
R213	R235	R236
0.0402_5%	0.0402_5%	0.0402_5%
UMA@	UMA@	UMA@
R261		
0.0402_5%		
UMA@		


DISCRETE

<13> VGA_CRT_R	R178	0.0402_5%	CRT_R
<13> VGA_CRT_G	R181	0.0402_5%	CRT_G
<13> VGA_CRT_B	R167	0.0402_5%	CRT_B
<13> VGA_CRT_HSYNC	R177	0.0402_5%	CRT_HSYNC
<13> VGA_CRT_VSYNC	R179	0.0402_5%	CRT_VSYNC
<13> VGA_CRT_CLK	R193	0.0402_5%	CRT_CLK
<13> VGA_CRT_DATA	R194	0.0402_5%	CRT_DATA

Close to CRT Connector






CRT CONNECTOR




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT	
Size	Document Number	PHQAA LA-6831P M/B		Rev	0.1
Date	Monday, August 02, 2010	Sheet	26	of	58





HDMI CEC Controller





For DISCRETE




For Optimus




07/10/2010
Intel DG P.132



HDMI Connector














Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	HDMI Conn./CEC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size
					Document Number
					PHQAA LA-6831P M/B
					Date
					Monday, August 02, 2010
					Sheet
					27
					of
					58




Integrated SUS 1.05V VRM Enable


PCH_INTVRMEN High - Enable Internal VRs (must be always pulled high)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	PCH_HDA/JTAG/SATA/SPI/LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PHQAA LA-6831P M/B
				Date	Monday, August 02, 2010
				Sheet	28 of 58








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	200910/9	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_PCI-E/SMBUS/CLK		
				Size Document Number Custom PHQAA LA-6831P M/B		
				Date: Monday, August 02, 2010 Sheet 29 of 58 Rev 0.1		







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PHQAA LA-6831P M/B
				Date:	Monday, August 02, 2010
				Sheet	31 of 58
				Rev	0.1



For Optimus


DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH
	Set to VSS when LOW





Boot BIOS Strap		
RF_OFF#	PCH_GPIO19	Boot BIOS Loaction
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI ★

A16 Swap Override Strap	
WL_OFF#	★ Low= A16 swap override Enable High= A16 swap override Disable

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	200910/9	Deciphered Date	2010/01/23	Title		PCH_PCI/USB/NAND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Cust	PHQAA LA-6831P M/B		0.1
				Date:	Monday, August 02, 2010	Sheet	32 of 58










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	200910/9	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH_GND	
Size	Custom	Document Number	PHQAA LA-6831P M/B	Rev 0.1	
Date:	Monday, August 02, 2010	Sheet	36	of 58	

Short PJ27 for Wimax
Short PJ26 for WLAN



WLAN&BT Combo module circuits		
	BT on module Enable	BT on module Disable
BT_CRTL	H	L
BT_ON#	L	H

****If +3V_WLAN is +3VS, please remove D24**








The diagram illustrates the electrical connections for the PCIE-JET and B-CAS components. It includes a detailed pinout table and a schematic of the B-CAS component with its internal pull-up and pull-down resistors.

PCIE-JET	B-CAS	J3G	Pin	Signal / Component	Value / Note
<38> XBCLKM			1	BCCDET	
<29> CLKREQ_JET#			2	CLKREQ_JET#	
<29> CLK_JET#			3	CLK_JET#	
<29> CLK_JET			4	CLK_JET	
<38> BCRSTM			5	BCRSTM	
<38> BCPWON			6	BCPWON	
<29> PCIE_PRX_JETTX_N3			7	PCIE_PRX_JETTX_N3	
<29> PCIE_PRX_JETTX_P3			8	PCIE_PRX_JETTX_P3	
<29> PCIE_PTX_C_JETRX_N3			9	PCIE_PTX_C_JETRX_N3	
<29> PCIE_PTX_C_JETRX_P3			10	PCIE_PTX_C_JETRX_P3	
<44> TMPTU2_SXP			11	TMPTU2_SXP	
			12		
			13		
			14		
			15		
			16		
			17		
			18		
			19		
			20		
			21		
			22		
			23		
			24		
			25		
			26		
			27		
			28		
			29		
			30		
			31		
			32		
			33		
			34		
			35		
			36		
			37		
			38		
			39		
			40		
			41		
			42		
			43		
			44		
			45		
			46		
			47		
			48		
			49		
			50		
			51		
			52		
			53		
			54		


Additional Connections and Components:

- 2.75A** current limit is indicated for the J3G connector.
- UIM_PWR** is connected to the UIM_DATA pin.
- COMMON** is connected to the UIM_RESET pin.
- ISDBT_DET** is connected to the ISDBT_DET pin.
- RF_OFF#** is connected to the RF_OFF# pin.
- PLT_RST#** is connected to the PLT_RST# pin.
- USB20 P10 TV** and **USB20 N10 TV** are connected to the USB20_P10_TV and USB20_N10_TV pins.
- R126** and **R135** are 2.0 0402 5% resistors.
- PM SMBCLK** and **PM SMBDATA** are connected to the PM_SMBCLK and PM_SMBDATA pins.
- LED WIMAX#** and **CPLGP1** are connected to the LED_WIMAX# and CPLGP1 pins.
- USB20_N12** and **USB20_P12** are connected to the USB20_N12 and USB20_P12 pins.
- USB-3G/TV#1** is connected to the USB20_N12 and USB20_P12 pins.
- TMPTU1_SXP** is connected to the TMPTU1_SXP pin.
- B-CAS** component is shown with a pull-up resistor (R307) and a pull-down resistor (470_0402_5%).
- FOX_A05B226-S40N-7F** is connected to the GND1 and GND2 pins.
- +3VS** is connected to the +3VS pin.
- +UIM_PWR** is connected to the +UIM_PWR pin.




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	200910/9	Deciphered Date	2010/01/23	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCle-WLAN/JET/3G/TV/NewCard		
				Size	Document Number	Rev
				PHQAA LA-6831P M/B		0.1
Date:	Monday, August 02, 2010	Sheet	39	of	58	

+1.5V to +1.05V Transfer






Close to U102.D7



Close to U102.P13













Follow Vendor recommend.



Place as close as possible to U102.N14 and U102.M14




Close to U102.N14




USB Sleep & Charge Auto-Mode

07/08/2010
Need EC to set these signals to high active
SLP_CHG, USB_CHG_EN


SLP_CHG_M4	SLP_CHG_M3	SLP_CHG	Mode
0	0	X(1)	Dedicated Charging Port, Auto-detect
0	1	X(1)	Dedicated Charging Port, BC Specification 1.1 Only (Mode 3)
1	0	X(1)	Dedicated Charging Port, Apple Only (Mode 4)
1	1	0	Standard Downstream Port, USB 2.0 Mode
1	1	1	Charging Downstream Port, BC Specification 1.1




SPI Flash (256KB)




Lid SW




LPC Debug Port




Keyboard LED



KEYBOARD CONN.



G-Sensor





[illegible]

The schematic diagram illustrates a 5VBS to 5VBS_ODD driver circuit. The input signal, **ODD_EN#**, is shown as a red trace. The circuit consists of several stages:

- Input Stage:** The **ODD_EN#** signal is connected to the gate of a MOSFET **Q53A** (2N7002DW-T/R7_SOT363-6). The source of **Q53A** is connected to ground, and its drain is connected to a resistor **R457** (470_0805_5%) and the gate of another MOSFET **Q51** (2N7002_SOT23-3).
- Intermediate Stage:** The gate of **Q51** is also connected to a resistor **R441** (10K_0402_5%) and the gate of a MOSFET **Q45** (AO3413_SOT23). The source of **Q51** is connected to ground, and its drain is connected to a resistor **R440** (47K_0402_5%) and the gate of **Q45**.
- Output Stage:** The gate of **Q45** is connected to a resistor **R441** (10K_0402_5%) and the gate of a MOSFET **Q45** (AO3413_SOT23). The source of **Q45** is connected to ground, and its drain is connected to a resistor **R440** (47K_0402_5%) and the gate of a MOSFET **Q45** (AO3413_SOT23).
- Final Output:** The gate of **Q45** is connected to a resistor **R441** (10K_0402_5%) and the gate of a MOSFET **Q45** (AO3413_SOT23). The source of **Q45** is connected to ground, and its drain is connected to a resistor **R440** (47K_0402_5%) and the gate of a MOSFET **Q45** (AO3413_SOT23).



The circuit is powered by a 5VBS supply and a 5VBS_ODD supply. The output of the circuit is connected to a load, represented by a resistor **R440** (47K_0402_5%) and a MOSFET **Q45** (AO3413_SOT23).

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		200910/9		Deciphered Date	
				2010/01/23	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				DC-DC INTERFACE	
				Size Document Number	
				PHQAA LA-6831P M/B	
				Rev 0.1	
Date: Monday, August 02, 2010				Sheet 47 of 58	




ACIN			
	Precharge detector		
	Min.	typ.	Max.
H-->L	14.42V	14.74V	15.23V
L-->H	15.39V	15.88V	16.39V

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2009/04/28	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN/VIN DETECTOR		
				Size	Document Number	Rev
				NHQA LA-6831P M/B		
Date: Monday, August 02, 2010				Sheet	48 of	58



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2009/04/28	Title BATTERY CONN / OTP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				NHQAAL-6831P M/B Date: Monday, August 02, 2010 Sheet 49 of 58		



CP mode

Iada=0~3.42A (65W) CP= 92%*Iada; CP=3.147A
Vaclim=1.08V (65W) PR68=75k PR45=0.02
Iada=0~3.947A (75W) CP= 92%*Iada; CP=3.63A
Vaclim=0.736V (75W) PR68=24k PR70=20k PR49=0.02
Iada=0~4.737A (90W) CP= 92%*Iada; CP=4.36A
Vaclim=0.736V (90W) PR68=53.6k PR70=20k PR49=0.015
Iada=0~6.316A (120W) CP= 92%*Iada; CP=5.81A
Vaclim=0.736V (120W) PR68=8.25k PR70=26.7k PR49=0.015

CC=0.25A~3A
IREF=1.016*Icharge
IREF=0.254V~3.048V
VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


Vin Detector

High 18.089V
Low 17.44V


Security Classification		Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date	2009/04/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.

Title		Rev
CHARGER		0.1
Size	Document Number	NHQAA LA-6831P M/B
Custom		
Date:	Monday, August 02, 2010	Sheet 50 of 58



VID1	+VCCSAP
1	0.8V
0	0.9V





HW PIR (Product Improve Record)

NWQAA LA-6062P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2
GERBER-OUT DATE: 2009/12/30
NO DATE PAGE MODIFICATION LIST

PURPOSE

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/04/20	P36-P45	Release	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/11/13	Deciphered Date	2009/04/28	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				NHQAA LA-6831P M/B		
				Date: Monday, August 02, 2010	Sheet 57 of 58	0.1