

Compal Confidential


C560 LA-A061P Schematics Document

INTEL Haswell CPU with DDRIII + PCH Lynx-Point
AIO M/B


September 24, 2013


REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	ZEA00 LA-A061P M/B	0.3
				Date:	Tuesday, September 24, 2013	Sheet 1 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/04/01		Deciphered Date		2014/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				Block Diagram			
				Document Number			Rev
				ZEA00 LA-A061P M/B			0.3
Date: Tuesday, September 24, 2013				Sheet		2 of 59	








PECI 10mil spacing and Max Length < 15"

R11 follow CDB R42PR add 0ohm serial resistor

R12 follow CDB R34PR add 0ohm serial resistor





Port	Digital Display Interface (Processor Side)	HDMI Signals	Processor Digital Display Interface Pins
Port B	DCDB_TXB0	HDMI0_TX0_DP	DCDB_TXB0
	DCDB_TXB1	HDMI0_TX1_DP	DCDB_TXB1
	DCDB_TXB2	HDMI0_TX2_DP	DCDB_TXB2
	DCDB_TXB3	HDMI0_TX3_DP	DCDB_TXB3
	DCDB_TXB4	HDMI0_TX4_DP	DCDB_TXB4
	DCDB_TXB5	HDMI0_TX5_DP	DCDB_TXB5
	DCDB_TXB6	HDMI0_TX6_DP	DCDB_TXB6
	DCDB_TXB7	HDMI0_TX7_DP	DCDB_TXB7
	DCDB_TXB8	HDMI0_TX8_DP	DCDB_TXB8
	DCDB_TXB9	HDMI0_TX9_DP	DCDB_TXB9
Port C	DCDB_TXC0	HDMI1_TX0_DP	DCDB_TXC0
	DCDB_TXC1	HDMI1_TX1_DP	DCDB_TXC1
	DCDB_TXC2	HDMI1_TX2_DP	DCDB_TXC2
	DCDB_TXC3	HDMI1_TX3_DP	DCDB_TXC3
	DCDB_TXC4	HDMI1_TX4_DP	DCDB_TXC4
	DCDB_TXC5	HDMI1_TX5_DP	DCDB_TXC5
	DCDB_TXC6	HDMI1_TX6_DP	DCDB_TXC6
	DCDB_TXC7	HDMI1_TX7_DP	DCDB_TXC7
	DCDB_TXC8	HDMI1_TX8_DP	DCDB_TXC8
	DCDB_TXC9	HDMI1_TX9_DP	DCDB_TXC9
Port D	DCDB_TXD0	HDMI2_TX0_DP	DCDB_TXD0
	DCDB_TXD1	HDMI2_TX1_DP	DCDB_TXD1
	DCDB_TXD2	HDMI2_TX2_DP	DCDB_TXD2
	DCDB_TXD3	HDMI2_TX3_DP	DCDB_TXD3
	DCDB_TXD4	HDMI2_TX4_DP	DCDB_TXD4
	DCDB_TXD5	HDMI2_TX5_DP	DCDB_TXD5
	DCDB_TXD6	HDMI2_TX6_DP	DCDB_TXD6
	DCDB_TXD7	HDMI2_TX7_DP	DCDB_TXD7
	DCDB_TXD8	HDMI2_TX8_DP	DCDB_TXD8
	DCDB_TXD9	HDMI2_TX9_DP	DCDB_TXD9





PDG P132

HSW A0+LPT A0 change R21to 4.7K, R19 to 3.3K

Trace width=12mil, spacing 20mil, max L=500mil



FOX_3H93827-4M41-01H_HASWELL



DP_RCOMP trace width=20mil spacing 25mil length<200mil


FDI For VGA

eDP brightness

eDP (To LVDS Converter)


v0.2 update

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Haswell_JTAG/XDP/DDI
Size	Custom	Document Number	ZEAA0 LA-A061P M/B	Rev
Date	Tuesday, September 24, 2013	Sheet	5	of 59




FOX_3H993827-4M41-01H_HASWELL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Haswell POWER	
Size	Document Number	Rev			0.3
Custom	ZEA00 LA-A061P M/B				
Date:	Tuesday, September 24, 2013	Sheet	8	of	59



					MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Date: Tuesday, September 24, 2013					Sheet 9 of 59				
5					4					3					2				

CHA SO-DIMM 0(A0)





Layout Note:
Place near JDIMM1


Layout Note: Place these Caps near
+1.5V of JDIMM1

Layout Note:
Place near JDIMM1 Pin203 and 204

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2013/04/01		2014/04/01		DDRIII-SODIMMA	
Size		Document Number		ZEA00 LA-A061P M/B	
C		Rev		0.3	
Date:		Tuesday, September 24, 2013		Sheet 10 of 59	







Card Reader

LAN

WLAN

TV Card

CLOCK SIGNAL

SMBus

C-Link

Thermal

Control Link only for support Intel IAMT.


Please close to PCH
SPI ROM (8MByte) _SA000039A30
Now is IC Footprint
Socket P/N: SP07000H900

Close PCH

For EMI

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	PCH_CLK/LPC/SPI/SMBUS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	ZEAA0 LA-A061P M/B
				Date	Tuesday, September 24, 2013
				Sheet	13 of 59
				Rev	0.3





- Port mapping restrictions removed
 - USB 3.0 signals can now be paired with any of USB2.0 signal 0-13
 - Custom mapping through ACPI table/BIOS
 - Default mapping USB 3.0 1-6 to USB 2.0 0-5 ports





Table 14-4. Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


- Better USB 2.0 performance than EHCI
- Windows* 8 is expected to include a native inbox xHCI driver



GPIO8


Integrated Clock Chip Enable (Removed)

H: Disable
L: Enable



This signal has a weak internal pull-up but requires an external pull down.

The current default is clock enable




In Deep Sleep Power Well. Unmuxed. Defaults to GPI.
Not used Weak pull-up 10kΩ to VccDSW3_3
-->Check list1.5 P402.
PD to GND for Huron River!!

GPIO28


On-Die PLL Voltage Regulator

H: Enable
L: Disable



Clock validation strap
ICG is EN when LOW
*GPIO36 with internal pull-down



TLS
Hi:with confidentiality
Low:with no confidentiality
*GPIO37 with internal pull-down




120821

SKU ID	GPIO68	GPIO69	GPIO69
SKU1	0	0	0
SKU2	0	0	1
SKU3	0	1	0
SKU4	0	1	1
SKU5	1	0	0
SKU6	1	0	1
SKU7	1	1	0
SKU8	1	1	1

SKU ID TABLE




Config	PCHSTRAP 4&9
Set by GPIO16/49	11
USB X6,PCIEX8,SATAx4	01
USB X4,PCIEX8,SATAx6	00




Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4	SATA 5	SATA 0	SATA 1	SATA 2	SATA 3
				(00)	(00)							(00)	(00)				
				USB3 3	USB3 4							PCIE 1	PCIE 2				
				(01)	(01)							(01)	(01)				



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2013/04/01		Deciphered Date		2014/04/01		Title	
								PCH_CPU/GPIO	
								ZEA00 LA-A061P M/B	
								Rev 0.3	
								Date: Tuesday, September 24, 2013	
								Sheet 17 of 59	



If CRT disable Pin AF2 & Pin AE1 can connect to GND



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title PCH_GND			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	ZEA00 LA-A061P M/B	0.3	
				Date:	Tuesday, September 24, 2013	Sheet	20 of 59

[6] PCIE_CTX_C_GRX_P0[0..15] PCIE_CTX_C_GRX_P0[0..15]
[6] PCIE_CTX_C_GRX_N0[0..15] PCIE_CTX_C_GRX_N0[0..15]
[6] PCIE_CTX_C_GRX_P0[0..15] PCIE_CTX_C_GRX_P0[0..15]
[6] PCIE_CTX_C_GRX_N0[0..15] PCIE_CTX_C_GRX_N0[0..15]

Reserve for x16 GPU








PCIE_CTX_C_GRX_P0 DIS@ C131 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N0 DIS@ C132 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P1 DIS@ C133 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N1 DIS@ C134 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P2 DIS@ C135 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N2 DIS@ C136 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P3 DIS@ C137 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N3 DIS@ C138 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P4 DIS@ C139 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N4 DIS@ C140 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P5 DIS@ C141 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N5 DIS@ C142 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P6 DIS@ C143 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N6 DIS@ C144 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P7 DIS@ C145 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N7 DIS@ C146 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P8 @ C2096 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N8 @ C2097 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P9 @ C2098 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N9 @ C2099 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P10 @ C2100 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N10 @ C2101 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P11 @ C2102 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N11 @ C2103 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P12 @ C2104 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N12 @ C2105 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P13 @ C2106 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N13 @ C2107 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P14 @ C2108 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N14 @ C2109 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_P15 @ C2110 1 2 0.22U 0402 16V7K
PCIE_CTX_C_GRX_N15 @ C2111 1 2 0.22U 0402 16V7K

Reserve for x16 GPU



Reserve pull-up and down.
Don't have to install
component for default, NV
reply on 5/4. when system
no support CLKREQ

Part 1 of 7
GPIO
DACs
PCIEXPRESS
I2C
CLK



0327 Update

0327 Update

0327 Update

0327 Update

0327 Update

0327 Update

0327 Update

0327 Update

0327 Update

0327 Update

0327 Update


0327 Update

Table 02. GB2-64 and GB4-128 GPIO Description


GPIO pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	GPU_VID0	0	GPU Core VDD VID0	Strap to boot INVDD
GPIO1	GPU_VID0	0	GPU Core VDD VID0	Strap to boot INVDD
GPIO2	LCD_BL_PWM	0	Panel Backlight PWM Brightness Control	100 K pull-down
GPIO3	LCD_VCC or PSI	0	Panel Power Enable or Phase Shedding	LCD_VCC: 100K pull-down; PSI: 10K pull-up or pull-down; stuff as needed to disable phase shedding by default
GPIO4	LCD_BLEI	0	Panel Backlight Enable	100 K pull-down
GPIO5	GPU_VID1	0	GPU Core VDD VID1	Strap to boot INVDD
GPIO6	GPU_VID2	0	GPU Core VDD VID2	Strap to boot INVDD
GPIO7	3D_Vision	0	3D Vision Left/Right signal	100 K pull-down
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature	100 K pull-up
GPIO9	ALERT	I/O	Active Low Thermal Alert	100 K pull-up
GPIO10	MEM_VREF_CTL	0	Memory VREF Control	100 K pull-down
GPIO11	GPU_VID0	0	GPU Core VDD VID0	Strap to boot INVDD
GPIO12	PWR_LEVEL	1	AC power detect or power supply overdraw input	100 K pull-up
GPIO13	GPU_VID5	0	GPU Core VDD VID5	Strap to boot INVDD
GPIO14	HPD_AB	1	Hot Plug Detect for IFPAB	See Figure 76
GPIO15	HPD_C	1	Hot Plug Detect for IFPC	See Figure 76
GPIO16	PSI or MEM_VDD_CTL	0	Phase Shedding or Memory VDD VID	PSI: 10K pull-up or pull-down; stuff as needed to disable phase shedding by default; MEM_VDD_CTL: Strap to boot FBVDD/Q
GPIO17	HPD_D	1	Hot Plug Detect for IFPD	See Figure 76
GPIO18	HPD_E	1	Hot Plug Detect for IFPE	See Figure 76
GPIO19	HPD_F	1	Hot Plug Detect for IFPF	See Figure 76
GPIO20	Reserved			
GPIO21	Reserved			


Table 66. N13x Family Display Link Summary

Link	Description
Link A	LVDS (Single Link or Dual Link with IFPB)
Link B	LVDS (Dual Link with IFPA)
Link C	DisplayPort, HDMI
Link D	DisplayPort, eDP
Link E	DisplayPort, DVI (Single Link or Dual Link with IFPF), HDMI
Link F	DisplayPort, DVI (Dual Link with IFPE), HDMI



trace width: 16mils
differential voltage sensing.
differential signal routing.







rise 1.5v system source voltage to 1.55-1.57V

Follow PUN-05893




CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.2ohm
FB_CAL_x_PU_GND	42.2ohm
FB_CAL_xTERM_GND	51.1ohm

+1.5V to +1.5VS_VGA

Supply from Power-0411 update.




4/3 Update:
Un-stuff R253, R256, R259 and R265.




Un-pop update-0415


+3VS to +3VS_VGA



Security Classification	Compal Secret Data	Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	Rev
		ZEA00 LA-A06IP M/B	0.3
		Date: Tuesday, September 24, 2013	Sheet 23 of 59





N14M-GE2-B-AIO-A2
DIS@




N14M-GE2-B-AIO-A2
DIS@

0403 Update

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	N14M-GE2-VGA CORE, GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				ZEA00 LA-A061P M/B	
				Date	Tuesday, September 24, 2013
				Sheet	24 of 59
				Rev	0.3



30ohms (ESR=0.01) Bead
P/N:SM010007W00




Must connect to power when partition B unused!


Mode D - Mirror Mode Mapping

Address		DATA Bus	
0..31		32..63	
FBx_CMD0	CS0#_L		
FBx_CMD1			
FBx_CMD2	ODT_L		
FBx_CMD3	CKE_L		
FBx_CMD4	A14	A14	
FBx_CMD5	RST	RST	
FBx_CMD6	A9	A9	
FBx_CMD7	A7	A7	
FBx_CMD8	A2	A2	
FBx_CMD9	A0	A0	
FBx_CMD10	A4	A4	
FBx_CMD11	A1	A1	
FBx_CMD12	BA0	BA0	
FBx_CMD13	WE#	WE#	
FBx_CMD14	A15	A15	
FBx_CMD15	CAS#	CAS#	
FBx_CMD16	CS0#_H		
FBx_CMD17			
FBx_CMD18	ODT_H		
FBx_CMD19	CKE_H		
FBx_CMD20	A13	A13	
FBx_CMD21	A8	A8	
FBx_CMD22	A6	A6	
FBx_CMD23	A11	A11	
FBx_CMD24	A5	A5	
FBx_CMD25	A3	A3	
FBx_CMD26	BA2	BA2	
FBx_CMD27	BA1	BA1	
FBx_CMD28	A12	A12	
FBx_CMD29	A10	A10	
FBx_CMD30	RAS#	RAS#	

Memory Partition A - Lower 32 bits



Memory Partition A - Upper 32 bits





[PUN-06026-001]

Table 4. Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note
STRAP1	RAM_CFG[1]	10k Ω	See Note
STRAP2	RAM_CFG[2]	10k Ω	See Note
STRAP3	RAM_CFG[3]	10k Ω	See Note
STRAP4	PCIE_MAX_SPEED	10k Ω	Pull-down to GND






[VRAM Config-RVL-06366-001]

GPU	Frenq.	Memory Size	Memory Config	strap3	strap2	strap1	strap0
N14M-GE2	900 MHz	128M* 16* 4 1GB	Hynix (0x6) H5TQ2G63BF8-11C SA00003YO10	0 R327 PD 10K	1 R321 PU 10K	1 R320 PU 10K	0 R324 PD 10K
			Samsung (0x5) K4W2G1646E-BC11 SA00005SH00	0 R327 PD 10K	1 R321 PU 10K	0 R325 PD 10K	1 R319 PU 10K
			Micron (0x1) MT41J128M16JT-107G:K SA00005SM30	0 R327 PD 10K	0 R326 PD 10K	0 R325 PD 10K	1 R319 PU 10K
N14M-GE2	900 MHz	256M* 16* 4 2GB	Micron (0xD) MT41K256M16HA-107G:E SA000065D20	1 R322 PU 10K	1 R321 PU 10K	0 R325 PD 10K	1 R319 PU 10K
			Samsung (0xB) K4W4G1646B-HC11 SA000068R10	1 R322 PU 10K	0 R326 PD 10K	1 R320 PU 10K	1 R319 PU 10K
			Hynix (0x4) H5TC4G63AF8-11C SA00006E800	0 R327 PD 10K	1 R321 PU 10K	0 R325 PD 10K	0 R324 PD 10K











HDMI-OUT Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI-OUT	
Size	Custom	Document Number	ZEA00 LA-A061P M/B		Rev
Date	Tuesday, September 24, 2013	Sheet	31	of	59





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS		
				Size B	Document Number	Rev 0.3
				ZEA00 LA-A061P M/B		
Date: Tuesday, September 24, 2013				Sheet	32	of 59






Non Changer



Charger



Charge USB Port





Charger CT	CTL1	CTL2	CTL3	ILIM_SEL
EC GPIO	GPXIOA07(pin104)	GPIO22(pin41)	GPXIOA11(pin108)	GPIO21(pin40)
S0 (CDP)	1	1	1	1
S3 (SDP)	1	1	1	0
S4/S5 (DCP)	0	0	1	1



System Global Power State	TPS2546/TPS2544 Mode	Charging	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S3	SDP, no discharge to / from CDP		1	1	1	0	ILIM_LO
S0	CDP, load detection with ILIM_LO + 60mA thresholds or if a BC1.2 primary detection occurs		1	1	1	1	ILIM_HI
S4/S5	Auto mode, load detection with power wake thresholds, no mouse wake		0	0	1	1	ILIM_HI

Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
						USB 3.0 CONN		
						Size Custom		
						Document Number		
						ZEA00 LA-A061P M/B		
						Rev		
						0.3		
						Date:		
						Sheet 33 of 59		

USB20




For USB2.0 ESD diode




Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB20	
Size	Document Number	Rev		0.3	
Custom	ZEA00 LA-A061P M/B	Date		Tuesday, September 24, 2013	
Sheet		34		of 59	


SATA ODD Conn






SATA HDD Conn.




FAN Control Circuit









Length of per trace 2inch no more 2 via
mismatch trace length <100mil
50ohm +-15% impedance.




Place close to JCR1 pin 12,21




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	RTS5229 Media Card Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.3
				Document Number	ZEA00 LA-A061P M/B
				Date:	Tuesday, September 24, 2013
				Sheet	36 of 59



$V_o = 0.8(1 + R_{606}/R_{607})$
Output: 4.8V
Max I: 7.5A




Mode selet: Fix Gain




Model1	Model2	Option	Pin15	Pin16
0	0	Fixed Gain	G1	G2
0	1	I2C	SCL	SDA
1	0	PWM	PWM	Hold
1	1	DC	DC	Hold

Gain Select




AMP_G1	AMP_G2	Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB

(Default)




Mini Card Slot 1---TV tuner Current: +3VS : 2750mA, 1.5V: 500mA




Security Classification		Compal Secret Data						
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCle-WLAN/TV_B-CAS				
				Size	Document Number			Rev
				ZEA00 LA-A061P M/B			0.3	
Date:		Tuesday, September 24, 2013		Sheet	40	of 59		


TPM (Reserve)




Screw Hole





PCH heat sink




WebCam+Digital Mic



Need PU/PL on PCH/FCH side
(2.2K*2pcs for DDC & 150_8P4R*1pcs for RGB)




Touch








Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR/Cap./TP/LED/LP/LS/Screw	
				ZEA00 LA-A061P M/B	
				Date:	Rev
				Tuesday, September 24, 2013	0.3
				Sheet	41 of 59

Power/B & SW/B Connector



8Pin sub-board Connecetor










Discharge circuit



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC-DC INTERFACE	
				Size	Document Number
					ZEA00 LA-A061P M/B
				Rev	0.3
				Date	Tuesday, September 24, 2013
				Sheet	44 of 59




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2012/04/27				2013/04/27				PWR- 12VSP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				VBA11 LA-A111 M/B				0.1			
Date:				Tuesday, September 24, 2013				Sheet 45 of 56			



Ventura for CPU side
slave address : 1000001
please placemnet near R-sense

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/09/01	Deciphered Date	2012/11/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PSU IN		
				Size C	Document Number	Rev 0.1
				Date	Tuesday, September 24, 2013	Sheet 46 of 56




+V_5VP
Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A
Fsw=300K,
Iocp>=8.66A
Rds H/S --> typ:24 mohm ; max: 30 mohm
L/S --> typ: 13.5 mohm ; max: 16.5 mohm



+V_3.3VP
Ipeak=4.437A ; 1.2Ipeak=5.325A; Imax=3.106A
Fsw=300K
Iocp>=5.33A
Rds H/S --> typ:24 mohm ; max: 30 mohm
L/S --> typ: 13.5 mohm ; max: 16.5 mohm

TON (1) SMPS1=300KHZ (+5VALWP)
(2) SMPS2=300KHZ (+3VALWP)

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				PWR- 3VALWP/5VALWP	0.1
				VCA00 LA-9792P M/B	
				Date: Tuesday, September 24, 2013	Sheet 47 of 56




EN resistor:
NCP81151@ 0 R
NCP5911@ 4K




Design for
N14M-GE2

Follow GB4-128 demand

+VGA_CORE Place Under GPU




+VGA_CORE PlaceNear GPU




PH701 close to MOSFET
Trigger point 110 degree

N14P-GE2
Ipeak=
Imax=
Iocp=

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/11/14	Deciphered Date	2013/12/31	Title	PWR VGA CORE/VGA PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Tripoli
				Version	September 24, 2013
				Sheet	52 of 56
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	Title	PWR-VRAM_1.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	VCA00 LA-9792P M/B
				Date:	Tuesday, September 24, 2013
				Sheet	53 of 56
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/09/12	Deciphered Date	2012/09/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Rail	
Size	Custom	Document Number			Rev
		QLA13/15 LA-8501P M/B			0.4
Date:		Tuesday, September 24, 2013	Sheet	55	of 59

Clock and Reset Diagram




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST CUSTOMER TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.3
Date: Tuesday, September 24, 2013				Sheet 56 of 59

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	20130604	P47	Add PC154 and Charger Per part list no SA00005A000	
2.	20130729	P45		For ENI Request
3.	20130729 Add PR1	P45	Add PR105 ,PC155 Smaber	For ENI Request
3.	20130729 Add PR39	P45		For S3 power loss issue

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/12	Deciphered Date	2012/06/12	Title	
				PWR_PIR	
THIS SUBJECT OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SUBJECT INFORMATION IS TO BE KEPT IN STRICTLY CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				B555 VAA15 LA-A072P MB	
				15	

COMPAL CONFIDENTIAL

MODEL NAME: ZEA00 Power Sequence Block Diagram (Discrete)
PCB NAME: LA-A061P
REVISION: 0.1
DATE: 2013/04/01



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	Power Sequence Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	ZEA00 LA-A061P M/B
				Date	Tuesday, September 24, 2013
				Sheet	58 of 59
				Rev	0.3

HW PIR (Product Improve Record)

ZEA00 LA-A061P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 --> 0.2

GERBER-OUT DATE: 2013/06/20

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE

1.			Change C45 from SF000002V00 to SF000003X00	
2.			Change +LCDVDD enable control from EC to LVDS convertor,un-pop R367 and R365 change short pad.	
3.			Change LCD_BACKLIGHT control from EC to LVDS convertor,un-pop R364 and R363 change 0 ohm.	
4.			Remove un-used components (U18,R335,R336,C357,C359,C360,R338,R339) for eDP to LVDS convertor.	
5.			Pop R428 for AZ_SDIN0_HD.	
6.			U2 footprint change from socket to IC.	
7.			Add RH11	
8.			Change Y2 from SJ10000CU00 to SJ10000DE00,change C106 & C107 from 27pF to 4.7pF	
9.			Change R423 location to L45	
10.			Change D7 from SC2N202U010 to SC600000B00 for 繼	
11.			Change Q29 from SB548000210 to SB000002N00.	
12.			Change D8&D9 from SCS00002G00 to SCS00000Z00	
13.			X1 code change:1.Change Q2,Q3,Q4,Q5,Q30,Q31 from SB01000JE00 to SB00000EO00. 2.Change Q9 from SB934130020 to SB934130000. 3.Change Q10 from SB00000FC00 to SB00000F400. 4.Change L1 from SM01000JE00 to SB01000JN00.	
14.			Change R551 & R553 pull-high from +3VS to +3VALW_PCH for leakage.	
15.			Add R677 & R678 & R679 for PTC request, Change R473,R490,R679,R677,R678 from 0ohm to PTC(SP040005X00).	
16.			Change Q10 from SB00000FC00 to SB00000L800 for 繼	
17.			Remove R469 0ohm for TV.	
18.			Add C2134 ,C2135,C2136,C2137,C2138,C2139,C2140,C2141,C2143 for ESD.	
19.			Remove JXDP1,OC1,OC2,RC3,RC4,R125,R126.	
20.			Pop U7&R231, un-pop R228 for PLT_RST_VGA#.	
21.			Swap SATA_PRX_DTX_N1 & SATA_PRX_DTX_P1 for m-SATA pin define.	
22.			Un-pop LAN power components Q26,Q27,R573,R574,C562.	
23.			0 ohm change to short pad: R347,R585,R507,R674,R644,R645,R646,R647	
24.			Change R453&R457 from 0ohm to 1.1K, R451&R459 from 300ohm to 5.6Kohm.	
25.			Pop R438,R439 for ESD request.	

PVT change list:

- Change Q10 from SB00000FC00 (EOL soon) to SB000002N00 (同Q29),SB00000FC00 as 2nd source.Schematic,繼
- Change U23 pin12_+USB3_VCCA to +USB3_VCCB, pop U22, un-pop U24 for USB charger
- R365 change from short pad to 0ohm.
- U5 pin5 change from +3VSto +3VALW_PCH for BCM43142 wake from WLAN issue.
- Change R473,R490,R677,R678,R679 from SP040005X00_0603 size to F1,F2,F4,F5,F3 SP040003S00_1206 size.
- Change L11 from SM010014520 to SM01000EJ00 for ACL request
- Change L8 from SM010007W00 to SM010019400 for ACL request
- Change D7 from SC2N202U010 to SC600000B00 (same as D1/D2), SC2N202U010 as 2nd source..
- Change RP19 from SD309510A80(T88 P/N) to SD309510A10.
- Change R276 from 10k to 100k for +3VS_VGA rise time.
- Change R672 from 10k to 100k for +3VALW_PCH rise time.
- Change R438 & R439 from 0_0603 to short pad.
- Un-pop C125 & C548 for sequence EA.
- Change C394, C398,C520 & C514 from 220uF (LELON_SF000001F00) to 100uF (Panasonic_SF000005100) to meet Inrush EA & ACL request.
- Change C170 & C171 from 12pF to 10pF for EA.
- Change C106 & C107 from 4.7pF to 10pF for 25MHz crystal.
- Add R677 & reserve R678 on U5 AND gate for PLT_A_RST#
- Change USB1 & USB2 from DC23300AE00 to DC233008R00 (VBA11)
- Change R591 pull-high from +5VSB to VL for power S5 Erp request.
- Change D20 & D21 from SC300001Y00 to SC300002F00 for ESD request
- Change D22 & D23 from SCA00001100 to SCA00000T00 for ESD ACL request
- Add C2144-C2152 for EMI request.
- Change R402 from short pad to 22ohm for EMI, R399,R401,R403 & R404 change from short pad to 0 ohm for EMI request.
- Reserve C2153,C2154,C2155,C2156, add D29 for ESD.
- Change R282 from 100k to 2k, R277 from 470 to 22 ohm for GPU power sequence.
- Change Y1 from SJ100001K00 to SJ10000FA00 ,C102 & C107 to 6pF.

pre-MP change list:

- Change R399,R401,R402,R403,R404 from 0ohm to short pad.
- Add C2157 and reserve C2158.
- Change R8,R470,R669,R670,R416 from 0ohm to short pad.
- Un-pop JECDB1 & SW1.
- For R3 P/N, change PCH P/N from SA00006RF00 to SA00006RF20, PCB P/N from DA60011S000 to DA60011S010 and GPU P/N from SA00006ZF00 to SA00006ZF10.
- Change C520 & C514 from 100uF to 220uF.
- Pop C2149~C2152 for ESD request.
- Change C559 & C2128 from 0603 to 0805.
- Change C2145 from 0.1uF to 470pF, change C2149~C2152 from 330pF to 470pF for EMI.
- Add C418 for EMI.

Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2013/04/01	Deciphered Date	2014/04/01	Title	HW-PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	0.3
				Date	VCA00 LA-9791P M/B		
					Tuesday, September 24, 2013	Sheet	89 of 99