

KIUE0

Schematics Document

Mobile Penryn PGA with Intel
Cantiga_GM45+ICH9-M core logic

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date		Deciphered Date		Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIUE0_LA-5191P
				Date: Thursday, June 25, 2009	Rev 1.0
				Sheet	1 of 43

Compal confidential

Model Name : KIUE0
File Name : LA-5191P

TP Lock,HDD,Battery Charging,Power LED on MB
CAPS ,NUM Lock,BT,Wlan,NOVO,Power LED on Sub-Board

Mobile Penryn



uPGA-478 CPU

page4, 5, 6

Clock Gen.

SLG8SP556VTR
ICS9LPRS387AKLFT

page16



Audio Codec

ALC272-GR

page26


Sub-Board List

Finger Printer/B

Switch/B

Power/B

KB Light/B



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/03/24	Deciphered Date	2008/04/	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custor	KIUE0 LA-5191P	1.0
				Date:	Wednesday, June 24, 2009	Sheet 2 of 43

Voltage Rails

Power Plane	Description	S1	S3	S5	G3
VIN	Adapter power supply (19V)	ON	ON	ON	OFF
B+	AC or battery power rail for power circuit.	ON	ON	ON	OFF
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF	OFF
+1.5V	1.8V power rail for DDR	ON	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON	OFF
VL	3.3V always on power rail	ON	ON	ON	ON
+3V_SB	3.3V power rail for LAN	ON	ON	OFF	OFF
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF	OFF
+3V_WLAN	3.3V power rail for LAN	ON	ON	OFF	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON	OFF
+5Vl	5V always on power rail	ON	ON	ON	ON
+5V_SB	5V power rail for SB	ON	ON	OFF	OFF
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON	OFF
+RTCVCC	RTC power	ON	ON	ON	ON
+GPU_CORE	Core voltage for VGA chip	ON	ON	OFF	OFF
+1.8VS	1.8V power rail for NB	ON	OFF	OFF	OFF

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#		
Full ON	HIGH	HIGH	HIGH	HIGH		
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH		
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH		
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH		
S5 (Soft OFF)	LOW	LOW	LOW	LOW		
G3	LOW	LOW	LOW	LOW		

BTO Option Table

Function	CRT	LAN	Finger printer	BLUE TOOTH	3G SIM slot	Mini card
description	(Q)	(C)	(F)	(B)	(3)	(D2)
explain						
BTO						

External PCI Devices

EC SM Bus1 address



EC SM Bus2 address

Power	Device	Address	Power	Device	Address
+3VALW	EC KB926 D3		+3VALW	EC KB926 D3	
+3VALW	Smart Battery			CPU THM Sen	
			+3VALW	SMSC SMC1402	

ICH9M SM Bus address

Power	Device	Address
+3V_SB	ICH9M	
	Clock Generator (SLG8SP556V)	
+3VS	DDR DIMM0	
+3VS	DDR DIMM1	
+3VS	Express	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/03/24	Deciphered Date	2008/04/	Title	MB Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number K1UE0_LA-5191P	Rev 1.0
				Date:	Wednesday, June 24, 2009	Sheet 3 of 43





Timing diagram showing the relationship between XDP signals and pins:

- XDP_DBRESET#** (Pin R6): Active-low signal, period 54.9 ns, duty cycle 1%.
- XDP_TDI** (Pin R8): Active-low signal, period 54.9 ns, duty cycle 1%.
- XDP_TMS** (Pin R9): Active-low signal, period 54.9 ns, duty cycle 1%.
- XDP_TDO** (Pin R10): Active-low signal, period 54.9 ns, duty cycle 1%.
- XDP_TRST#** (Pin R11): Active-low signal, period 54.9 ns, duty cycle 1%.
- XDP_TCK** (Pin R12): Active-low signal, period 54.9 ns, duty cycle 1%.

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title Penryn(1/3)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIUE0 LA-5191P
Date: Wednesday, June 24, 2009				Sheet	4 of 43



FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0



NEAR PIN B26

20mils




10U_0805_6.3V6M

0.01U_0402_16V7K


+1.5VS

The trace width/space/other is 18/7/25.



Layout Note:
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.



Mid Frequency Decoupling








Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (3/3)	
Size	Custom	Document Number	KIUE0_LA-5191P	Rev	1.0
Date:	Wednesday, June 24, 2009	Sheet	6	of	43



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga GMCH(1/6)-GTL	
Size	Custom	Document Number	KIUE0_LA-5191P	Rev	1.0
Date:	Wednesday, June 24, 2009	Sheet	7	of	43

Strap Pin Table

CFG[2:0]	011 = FSB667 010 = FSB800 000 = FSB1067
CFG5 Internal pull-up	0 = DMI x 2 1 = DMI x 4 *(Default)
CFG6 Internal pull-up	0 = ITPM Host Interface is enabled can support dsble by SW. 1 = ITPM Host Interface is Disabled *(Default)
CFG7 Internal pull-up	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality *(Default)
CFG9 Internal pull-up	0 = Lane Reversal Enable 1 = Normal Operation *(Default)
CFG10 Internal pull-up	0 = PCIe Loopback Enable 1 = Disable*(Default)
CFG[13:12] Internal pull-up	01 = All Z Mode Enabled 00 = Reserved 10 = XOR Mode Enabled 11 = Normal Operation*(Default)
CFG16 Internal pull-up	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled *(Default)
CFG19 Internal pull-down	0 = Normal Operation *(Default) 1 = DMI Lane Reversal Enable
CFG20 Internal pull-down (PCIe/SDVO select)	0 = Only PCIe or [SDVO/DP/HDMI] is operational. *(Default) 1 = PCIe/[SDVO/DP/HDMI] are operating simu.



Security Classification	Compal Secret Data	Deciphered Data	2008/10/15	Title	Compal Electronics, Inc.
Issued Date	2007/10/15			Size	Document Number
				Custom	KIUE0_LA-5191P
				Date	Wednesday, June 24, 2009
				Sheet	8 of 43
				Rev	1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Strap Pin Table


SDVO_CTRLDATA (Internal pull-down) 0 = SDVO interface disabled *(Default)
1 = SDVO interface enabled


DDPC_CTRLDATA (Internal pull-down) 0 = Digital display (iHDMI/DP) interface disabled (Default)
1 = Digital display (iHDMI/DP) interface enabled

For independent Power Rail : connect to PWM CORE VID
For Common Power Rail : left it No Connect

For AMT function

Notice: Please check HDA power rail to select HDA controller.









For Cantiga: 2.37kohm
For Crestline: 2.4kohm
For Calero: 1.5kohm

Note: All LVDS data signals/and it's compliments should be routed Differentially

EVT 0324 Reverse GMCH DPST



Layout Note: Place 150 Ω termination resistors close to GMCH




change R74,R75 from 33ohm to 30ohm
by checklist2.0 & CRB1.0 05/08/08


For Cantiga: 1.02kohm
For Crestline: 1.3kohm
For Calero: 255ohm

Place the resistor within 500mils
(1.27mm) of the (G)MCH
PEGCOMP trace width
and spacing is 20/25 mils.



Please check Power
source if want
support IAMT




Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Cantiga(3/6)-VGA/LVDS/TV
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIUE0_LA-5191P
				Date	Wednesday, June 24, 2009
				Sheet	10 of 43
				Rev	1.0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Crestline GMCH (5/6)-VCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Size	Document Number
				Custpm	KIUE0_LA-5191P
				Date:	Wednesday, June 24, 2009
				Sheet	12 of 43
3		2		Rev 1.0	



+V_DDR3_DIMM_REF




SM_DRAMRST# 8.15





Layout Note: Place these 4 Caps near Command and Control signals of JDDR1


Layout Note: Place near JDDR1



+V_DDR3_DIMM_REF







Layout Note: Place near VTT1&VTT2



DDR3 SO-DIMM A
REVERSE TYPE
(5.2mm)

PM_EXTTS#0 8.15


Security Classification				Compal Secret Data				Title			
Issued Date				2007/09/29				Deciphered Date			
2007/09/29				2007/09/29				2007/09/29			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size			
								Custor			
								KIU60_LA-5191P			
								Date			
								Wednesday, June 24, 2009			
								Sheet			
								14 of 43			







Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/09/29				Title			
				Deciphered Date				DDR3II-SODIMM SLOT2			
				2007/09/29				Size			
								Document Number			
								KIUE0_LA-5191P			
								Rev			
								1.0			
								Date: Wednesday, June 24, 2009			
								Sheet 15 of 43			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

FSC CLKSEL2	FSB CLKSEL1	FSA CLKSEL0	CPU MHz	SRC MHz	PCI MHz	REF MHz	DOT_96 MHz	USB MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



SA000020K00 (Silego : SLG8SP556VTR)
SA000020H00 (ICS : ICS9LPRS387AKLFT)



CPU
NB
NB (96MHz)
NB_SSC (100MHz)

MCH_PEGPLL

NEWCARD

WLAN

LAN

ICH-DMIPICIE




ICH-SATA

SRC PORT LIST

PORT	DEVICE
SRC0	MCH_DREFCLK
SRC2	MCH_3GPPLL
SRC3	PCIE_EXP#
SRC4	
SRC6	
SRC7	PCIE_WLAN1
SRC8	
SRC9	PCIE_LAN
SRC10	PCIE_ICH
SRC11	PCIE_SATA

REQ PORT LIST



PORT	DEVICE
REQ_3#	PCIE_EXP#
REQ_4#	
REQ_6#	
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPPLL




place CAPs near Resistors of U10
For 3G RF noise .

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Clock Generator CK505	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				KUEO_LA-5191P	
				Date: Wednesday, June 24, 2009	Rev 1.0
				Sheet 16 of 43	



LCD POWER CIRCUIT



CMOS Camera POWER CIRCUIT




COMBINE CABLE LEFT for LVDS/KB_LI/CMOS LCD/PANEL BD. Conn.




EVT 0324 Reverse GMCH DPST

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS & DVI Connector	
				Size B	Document Number
				KIUE0_LA-5191P	
Date: Wednesday, June 24, 2009				Sheet	17 of 43










CRT Connector



PIN ASSIGMENT

D-SUB	FUNCTION
9	+CRT_VCC
1	RED
6	GND
2	GREEN
7, 5	GND
3	BLUE
8	GND
14	VSYNC
10	GND
13	HSYNC
11	SENSE
12	SM_DAT
15	SM_CLK
4	PIN4




Internal Pull-up

A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*

Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*












Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ICH9M(1/4)-PCI	
Size		Document Number		Rev	
		KIU00_LA-5191P		1.0	
Date:		Wednesday, June 24, 2009		Sheet 19 of 43	



Need check

XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1

SATA PORT LIST	
PORT	DEVICE
0	HDD
1	Mini-Card SSD PORT1
4	E-SATA
5	Mini-Card SSD PORT2




PORT	DEVICE
0	RIGHT USB
1	
2	CMOS
3	3G
4	LEFT USB/ESATA
5	
6	BT
7	CARD READER
8	WIRELESS
9	Finger Print
10	NEW CARD
11	RIGHT USB CONN

PORT	DEVICE
1	NEW CARD
2	
3	WLAN
4	
5	
6	LAN



PORT	DEVICE
1	NEW CARD
2	
3	WLAN
4	
5	
6	LAN

PORT	DEVICE
1	NEW CARD
2	
3	WLAN
4	
5	
6	LAN



PORT	DEVICE
1	NEW CARD
2	
3	WLAN
4	
5	
6	LAN



SATA HDD Conn.









ESATA and USB Conn.



3/26 Remove ESD Diode ,by AndyYL

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD & ODD Connector	
Size B	Document Number	Date: Wednesday, June 24, 2009		Sheet 23 of 43	Rev 1.0
KIU00 LA-5191P					





MIC Sense
R516 place near pin13
Capless HP Sense
R517 place near pin34

27 MIC_ID

27 PLUG_IN

20 HDA_BITCLK_CODEC

20 HDA_SDOUT_CODEC

20 HDA_SDIN2

20 HDA_RST_CODEC#

20 HDA_SYNC_CODEC

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD

31 EAPD






31 EAPD



31 EAPD

31 EAPD


31 EAPD

31 EAPD






Audio Jack




Audio Jack MIC IN


ESD PROTECT





Headphone





SPEAKER JACK



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	AMP Audio speaker CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KIU00 LA-5191P
				Date: Wednesday, June 24, 2009	Rev 1.0
				Sheet 27	of 43




3/26 Remove ESD Diode ,by AndyYL



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB/CMOS/BT/G-SENSOR	
Size	Custom	Document Number	KIU0 LA-5191P		Rev
Date:	Wednesday, June 24, 2009	Sheet	28	of	43
				1.0	



4.0 mm high

Wake-up signal of 3G is high active!?




SSD Pin Table

Pin Number	SATA Assignment
11	
13	
17	
19	
23	+B (port 1)
25	-B (port 1)
30	DA/DSS
31	-A (port 1)
32	Presence Detection
33	+A (port 1)




Del SIM holder backup solution.






New Card 34mm Socket (Left/TOP)

Express Card Power Switch






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	Mini-Card/3G/TV/BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					KIUE0_LA-5191P	1.0
Date: Thursday, June 25, 2009				Sheet	29	of 43

FOR EC 16M SPI ROM





EVT 3/26 **Close EC Pin**

INPUT		OUTPUT Y
A	B	
L	L	L
H	L	H
L	H	H
H	H	H




+5VLAW 470 ohm	typ	max
White LED(Vf)	2.8	3.15
current	4.6mA	3.9mA





+3.3 VALW 243 ohm	typ	max
Amber LED(Vf)	1.9	2.4
current	5.7mA	3.7mA



Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2007/10/15					Deciphered Date		2008/10/15				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title		LED/EC SPI ROM					
						Size				Document Number		Rev	
						Date		Wednesday, June 24, 2009		Sheet		30 of 43	
						KIUE0_LA-5191P							
						1.0							




INT_KBD Conn.



CONN PIN define need double check

To TP/B Conn.




EC DEBUG PORT


EVT0319

Delete this connector.
It same as MiniPCIE Debug Card.

FOR LPC SIO DEBUG PORT



ESD PROTECT
CLOSE TO JTP1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Rev 1.0	
				Date	Wednesday, June 24, 2009
				Sheet	32 of 43

Compal Electronics, Inc.

KB /SW /LPC Debug Conn.

KIUE0_LA-5191P

Size B

Document Number


Date

Wednesday, June 24, 2009

Sheet


32 of 43

Lid Switch




Kill Switch

EE parts.
1st: DE1000000100
2nd: DE1000000100




ON/OFF switch


EVT0324 for debug only



FP Board Conn 4 pin




3/26 EVT
ESD PROTECT




3/26 Please Close JFP1

Power Board Conn. 10 pin




USER SWITCH Board Conn. 4 pin




Reverse for CABLE Pin define

Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2008/03/25	Deciphered Date	2008/04/	Title	Audio Jack & SW connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KIU00_LA-5191P
				Date: Wednesday, June 24, 2009	Sheet 33 of 43





+5VALW TO +5VS



+3VALW TO +3VS





+1.5V to +1.5VS




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface			
				Size	Document Number	Rev	
				Custom	KIU00_LA-5191P	1.0	
Date: Wednesday, June 24, 2009		Sheet 34 of 43					


```
CPU thermal protection at 92 degree C
Recovery at 56 degree C
```



CP Point Setting
 CP point=ladapter*85%
 65W adapter
 $V_{acset}=3.3 \times (115K/(150K+115K))=1.432V$
 $CP\ Point=(V_{acset}/V_{dacc}) \times (0.1/PR302)=2.89A$

Input OVP : 22.3V
 ACIN detect : 17.26V
 Fsw : 300KHz




CHGVADJ	Pre Cell
3.3V	4.35V
0V	4V


g_{IREF}	Current
2.842V	3.3A

LI-3S : 13.5V----BATT-OVP=1.5V
BATT-OVP=0.1112*BATT+

Security Classification		Compal Secret Data	
Issued Date	2008/05/21	Deciphered Date	2009/05/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
CHARGER		
Size	Document Number	Rev
Date: Wednesday, June 24, 2009	Sheet 37 of 42	0.1





Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase	
1	Change design	add bridge battery charge circuit		P.37	add PR215 and PR218 and change PR213 from 2K to 2.2K	2009.3.20	DVT	
2	Change design	Change design		P.36	JDCIN turn off 180 degree	2009.3.20	DVT	
3	Change design	Change design		P.37	change JBTT2 from lie to stand	2009.3.24	DVT	
4	Change design	Change design		P.37	add PR219 and PC205	2009.3.25	DVT	
5	Change design	Change design		P.39	change PR403 and PR405 from 0 to 2.2 ohm	2009.3.25	DVT	
6	Change design	Change design		P.40	change PR503 and PR511 from 0 to 2.2 ohm	2009.3.25	DVT	
7	Change design	Change design		P.41	change PR841 and PR846 from 0 to 2.2 ohm	2009.3.25	DVT	
8	Change design	Change design		P.40	change PR514 from 15.4K to 12K ohm	2009.3.25	DVT	
9	Change design	Change design		P.38	add PR339 PR340 PR341 and PC332	2009.5.5	PVT	
10	Change design	Change design		P.41	change PR839 from 5.76K to 4.3K ohm	2009.5.15	PVT	
11	Change design	Change design		P.40	change PR504 and PR513 from 422 to 300 ohm	2009.5.15	PVT	
12	Change design	Change design		P.38	delect PR338	2009.6.18	Pre_MP	
13	Change design	Modify bridge battery charge current		P.37	change PR213 from 2.2k to 9.09k and PR215 from 1.21k to 4.53k	2009.6.18	Pre_MP	
14	Change design	Modify 1.5V output voltage		P.40	change PR507 from 21k to 22k	2009.6.18	Pre_MP	
15	Change design	For bridge battery can work in S3		P.39	change PD402 from RLZ5.1B to RLZ4.3B	2009.6.18	Pre_MP	
16								
17								
18								
19								
20								
21								
			Security Classification		Compal Secret Data		Compal Electronics, Inc.	
			Issued Date	2007/09/20	Deciphered Date	2008/09/20		
			THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	PIR (PWR)
							Size	Document Number
							Customer	LA-5081P
							Date	Wednesday, June 24, 2009
							Sheet	41 of 42
							Rev	0.1

NO DATE	PAGE	MODIFICATION LIST	PURPOSE

EVT modify 20090319			
1. 03/19 P.17: Change EDID voltage to +3VS rail. 2. 03/19 P.23: HDD power +3VS +5VS add resistors for measure. 3. 03/19 P.24: LANREQB is low active. Don't need unnecessary circuit. 4. 03/19 P.24: Net LAN_WAKE# is double pull-up. del RL2. 5. 03/19 P.24: +3V_LAN add a resistor for measure. 6. 03/19 P.32: Del JP15. It same as MiniPCIE Debug Card. 7. 03/19 P.26: R322 add, R321 del. For HDA interface. 8. 03/19 P.33: Change Finger printer from Egis to Upek. Power rail is +3VS of Upek. 9. 03/19 P.16: Avoid glitch of H_STP_PCI#, pull-up PCI_STP# directly. 10. 03/19 P.29: For debug card issue. And add R378, R379, R295 100K. 11. 03/19 P.21: For Waveform add C60. 12. 03/19 P.26: For EMI R345. 13. 03/19 P.31: KB light change to pin38 GPIO1D. 14. 03/19 P.31: Add EC pin34 GPIO19 PWR_ON_LED to page.33 power board connector. 15. 03/19 P.31: Add EC pin85 GPIO4C G_SELFTEST to page.28 G-sensor ST pin. 16. 03/19 P.33: Add C335 for Kill-switch. 17. 03/19 P.33: Change JPWR_B conn Pin define			
EVT modify 20090320			
18. 03/20 P.6: C16 NC,for Pwr confirm 19. 03/20 P.28: Change JBT1 pin define for BT spec updated			
EVT modify 20090323			
20. 03/23 P.29: Change JEXPl ;JLVDS1; JTP1 Conn by ME			
EVT modify 20090324			
21. 03/24 P.17: Reverse GMCH DPST function 22. 03/24 P.29: Reverse MINI CARD SATA Lane 23. 03/24 P.29: Change Pin Define for SSD 24. 03/24 P.29: Reveerse JPCIE1 FLT_RST#			
EVT modify 20090325			
25. 03/25 P.4 : Add thermal protection Circuit by lenvono 26. 03/25 P.21 : S0 to G3 state ,abnormal shudown 27. 03/25 P.21 : Change New CARD PCI-E port 4 to Port 1 for powr saving 28. 03/25 P.33 : ADD EMI&ESD solution 29. 03/25 P.24 : Delete Mac ROM Circuit ,Because of layout space not enough 30. 03/25 P.24 : Change Q24 to PMOS From NMOS,to saving bom cost 31. 03/25 P.26 : modify PC-BEEP circuit aviod Signal and Pwr noise			

Version change list (P.I.R. List)

Page 1 of 1
for EE

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Detect Bridge Battery life	Can't detect Bridge battery	0.3	31	ADD R455	5/5	DVT
2	Esay rework for PORT 80	Not easy debug with system builded	0.3	29	CHANGE R378,R379 SIZE From 0402 to 0603 (NC)	5/13	DVT
3	BT Pwer MOS Floating	BT Pwr MOS Floating	0.3	28	NC R387, ADD R403	5/13	DVT
4	WWAN Noise Solution	Reserve C470	0.3		ADD C470 (NC)	5/13	DVT
5	Material LT	LIS34ALTR LT more than 4 months	0.3	28	CHANGE UG1 From LIS34ALTR to LIS244ALTR	5/13	DVT
6	DFB Design	COST DOWN	0.3	17	DELETE R167,R168,R287,R361	5/13	DVT
7	WWLAN LED	Reverse WWAN LED SWITCH	0.3	29	ADD Q38 (NC)	5/13	DVT
8	ICH_POK Glitch	Glitch will cause abnormal Power sequence	0.3	21	ADD D35,Q39 (NC),R456 (NC)	5/13	DVT
9	EMI Solution	EMI issue	0.3	17	ADD D36	5/13	DVT
10	Soft Start circuit	OCP	0.3	24	ADD R304,C325 (NC),C122	5/13	DVT
11	Debug use only		0.3	33	DELETE J3,J4,SW1,ADD R460 (NC),R461(NC)	5/13	DVT
12	BOM Option	Reserve R121	0.3	16	CHANGE R122 From 12 Ohm to 33 Ohm	5/16	DVT
13	BOM Option	ALC272-GR EOL	0.3	20	CHANGE SA00002CI00 to SA00002CI10	5/25	DVT
14	BOM Option	DELETE ROHM MATERIAL FROM 1st BOM	0.3		CHANGE SBX01240010 to SB00000AG00	5/25	DVT
15	BOM Modify		1.0	23	CHANGE R90 SIZE From 0603 to 0805, DELETE R335,R342,R416	6/23	PVT
16	Stepping to V1.0	Update LA5191PR10 to Stepping to V1.0	1.0	01	Update DAZ P/N to V1.0 and ADD Sub-Bard P/N LS5191/LS5192/LS5193/LS5194	6/23	PVT
17	Soft START Circuit	OCP for LAN	1.0	24	Change R304 from 0 Ohm to 10K Ohm , Delete C122	6/23	PVT
18	Mic Pull high change		1.0	26	Change R333 From 4.7K Ohm to 2.2K Ohm	6/23	PVT
19	AUDIO LINE OUT CAP	Remove Duplicated Cap	1.0	27	DELETE C404,C405	6/23	PVT
20	EMI SOLUTION	SPI CLK	1.0	30	Change R410 From 15 Ohm to KC FBMA-10-100505-101T 0402	6/23	PVT
21	Soft START Circuit	OCP for Bluetooth	1.0	28	ADD C404 (NC)	6/23	PVT
21	Soft START Circuit	OCP for CAMERA	1.0	17	ADD C416 (NC)	6/23	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	
				HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIUE0 LA-5191P
				Date:	Thursday, June 25, 2009
				Sheet	43 of 43
				Rev	1.0