


VNKAE

Rosetta 10AN/10ANG


LA-9868P REV 1.0 Schematic

AMD KABINI Quad Core 25W only for UMA
AMD KABINI Quad Core 15W for DIS&UMA
2013-03-18 Rev 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date: Thursday, May 16, 2013	LA-9868P	1.0
				Sheet	1	of 42



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date:	Thursday, May 16, 2013
				Sheet	2 of 42
				Block Diagram	
				LA-9868P	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power Tree
Size	Document Number	Rev		
	LA-9868P	1.0		
Date:	Thursday, May 16, 2013	Sheet	3	of 42

Voltage Rails

(O MEANS ON X MEANS OFF)

UMA

power plane / State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +1.8VALW +0.95VALW +VSB	+1.5V	+5VS +3VS +0.95VS +1.8VS +1.5VS +0.75VS +APU_CORE +APU_CORE_NB
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

BTO Option Table

Function								
description								
explain								
BTO								

STATE \ SIGNAL	SLP_S3#	SLP_S5#
Full ON	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH
S4 (Suspend to Disk)	LOW	HIGH
S5 (Soft OFF)	LOW	LOW
G3	LOW	LOW

APU SM Bus Address (SCL0/SDA0)


Power	Device	HEX	Address
+3VS	DDR SO-DIMM A	A0H	1010 0000 b
+3VS	DDR SO-DIMM B	A2H	1010 0010 b
+3VS	WLAN		


EC SM Bus1 Address


EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16H	0001 0110 b	+3VS	G-Sensor	40H	0100 0000 b
+3VL	Charger	12H	0001 0010 b	+3VS	VGA thermal	82H	1000 0010 b
				+3VS	APU thermal	98H	1001 1000 b

APU POWER SEQUENCE







EDP use 2 Lane for FHD
EDP Cap co-lay

CC107 EDP@ 0.1U_0402_16V7K
CC108 EDP@ 0.1U_0402_16V7K

SVT,SVC,SVD, APU_PWRGD is 1.8V Output
PROCHOT is 3.3V Input

+3VS
RC26 2 1K_0402_5% APU_PROCHOT#

+1.8VS
RC32 1 300_0402_5% APU_RST#
RC34 1 300_0402_5% APU_PWRGD

+1.8VS
RPC2
1 APU_TDI
2 APU_TCK
3 APU_TMS
4 APU_TRST#
1K_8P4R_5%
RC28 2 1K_0402_5% APU_DBREQ#

close to APU
CC99 1000P_0402_50V7K APU_RST#
1 ESD@
2 ESD@
CC93 180P_0402_50V6J APU_PWRGD


DC1
2 APU_PROCHOT#
@ESD@
SCV00001K00 close to APU

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	FT3 DISP/MISC/HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
	LA-9868P	Thursday, May 16, 2013		1.0	
		Sheet	6	of	42

SATA HDD




SATA ODD




VGA




LAN




WLAN



EC



UC1E




SATA

USB

CLK


SPI




- USB2.0-Left1 (Debug Port)
- WLAN (BT)
- Cardreader
- Int. Camera
- Touch Screen

- USB2.0-Right1
- USB2.0-Right2
- USB3.0-Right1
- USB3.0-Right2

48KMHZ CRYSTAL



SPI ROM




Socket: SP07000F500/SP07000H900
Please place UC5 close to UCL1 APU,
**4MB ROM P/N:
SA00004LI00**

SW said ROM can change to 4MB

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	FT3-SATA/CLK/USB/SPI/LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	1.0
	LA-9868P	Thursday, May 16, 2013		Sheet	7 of 42

Follow check list & ORB_OC design 10 ms RC delay circuit on +1.8-V S5 power rail.



PCIE_RST# is for PCIe devices on APU
APU_PCIE_RST# <12,23,25>

A_RST# is for LPC devices
LPC_RST# <29>

APU SMBus0 for S0, SMBus1 for S5
If APU_SMBUS no use pull high 10K

APU SDATA0, APU SCLK0, APU SCLK1, APU SDATA1

EC LID_OUT# <29>

HDMI HPD N <21,6>

STRAP PINS

	CLK_PCI_EC	CLK_PCI_DDR	LPC_FRAME#	GEVENT2	RTC_CLK
PULL HIGH	BOOT FAIL TIMER	CLKGEN ENABLE	SPI ROM	1.8V SPI ROM	NORMAL POWER UP/RESET TIMING
		DEFAULT	DEFAULT		DEFAULT
PULL LOW	BOOT FAIL TIMER DISABLED	CLKGEN DISABLED	LPC ROM	3.3V SPI ROM	FAST POWER UP/RESET TIMING FOR SIMULATION
	DEFAULT	DEFAULT		DEFAULT	DEFAULT





PANEL_SEL	H	L
	eDP panel	LVDS panel

TOUCH_SEL	H	L
	Touch Panel	Non Touch Panel (turn off EHCI)


SM_EN	Sleep& PlayMusic (ALC269)	ALC259
-------	---------------------------	--------

Board Conf.	Board_ID0	Board_ID1
PX5	0	0
Reserved	0	1
DIS	1	0
UMA	1	1

SPK_DET	Onkyo	No Brand
	0	1




ODD DA#



Security Classification	Compal Secret Data		Title	FT3 GPIO/AZ/MISC
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Size
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9868P
Date: Thursday, May 16, 2013				Rev 1.0
Sheet 8 of 42				


1.5V OF APU

AMD CKL v1.01	10uF	0.1uF	180pF
VDDIO_MEM_S	2	8	4




1.8VALW & 1.8VS OF APU



AMD CKL v1.01	10uF	4.7uF	1uF	180pF
VDD_18	1	7	1	
VDD_18_ALW	1	6	1	




3.3VALW & 3.3VS OF APU





RTC OF APU





0.95VALW & 0.95VS OF APU



DDR3 SO-DIMM A Reverse Signal Type



SO-DIMM VREF




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	
				DDR3-SODIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
	LA-9868P	1.0			
Date:	Thursday, May 16, 2013	Sheet	10	of 42	


<5> PCIE_ATX_C_GRX_P[3..0] PCIE_ATX_C_GRX_P[3..0]
 <5> PCIE_ATX_C_GRX_N[3..0] PCIE_ATX_C_GRX_N[3..0]

PCIE GTX_C_ARX_P[3..0] PCIE GTX_C_ARX_P[3..0] <5>
 PCIE GTX_C_ARX_N[3..0] PCIE GTX_C_ARX_N[3..0] <5>

LVDS Interface




AC Coupling Capacitor
 PCIe Gen1 and Gen2 only: Recommended value is 100 nF 10%.
 PCIe Gen3: Recommended value is 220 nF 10%.



For MEMCLK 1GHz	Brand	Description	Comment	PS_3[3:1]	R_pu(ohm)	R_pd(ohm)
gDDR3-2Gbit	skHynix	H5TQ2G63DFR-N0C	1.5V/1GHz	000	NC	4750
	Samsung	K4W2G1646E-BC1A	1.5V/1GHz	111	4750	NC

For MEMCLK 900MHz	Brand	Description	Comment	PS_3[3:1]	R_pu(ohm)	R_pd(ohm)
gDDR3-2Gbit	skHynix	H5TQ2G63DFR-11C	1.5V/900MHz	000	NC	4750
	Micron	MT41K128M16JT-107G:K	1.35V/900MHz 1.5V/900MHz	001	8450	2000
	Samsung	K4W2G1646E-BC11	1.5V/900MHz	111	4750	NC

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	PCIE/LVDS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision	Document Number	Rev
				1.0	LA-9868P	1.0
				Date	Thursday, May 16, 2013	Sheet 12 of 42





Primary Memory Aperture Size Requested at PCI Configuration

Bits[5:1]	PU(1k)	PD(1k)	Cap
xx000	NC	4.75k	
xx001	8.45k	2.00k	
xx010	4.53k	2.00k	
xx011	6.98k	4.99k	
xx100	4.53k	4.99k	
xx101	3.24k	5.62k	
xx110	3.40k	10.0k	
xx111	4.75k	NC	
00xxx		680nF	
01xxx		82nF	
10xxx		10nF	
11xxx		NC	

Pin Name	Type	PD/PU	Description
GPIO_0	I/O 3.3 V (VDD3)	PD-reset	Power-state indicator. Permits the voltage regulator to activate power-saving features. IF VR Support PS1# and DPRSLPVR PU 10K to +3VGS. PS1# : low load current flag DPRSLPVR : Deeper sleep enable flag
GPIO_5_AC_BATT	I/O 3.3 V (VDD3)	PD-reset	(Optional) An input which allows the system to request a fast-power reduction by setting GPIO_5_AC_BATT to low (0 V). The resulting state transition may disturb the display momentarily. Power reductions that are less time critical should use the standard software methods in order to prevent display disturbances.
GPIO_6	I/O 3.3 V (VDD3)	PD-reset	Voltage control signals for the core (VDDC and VDDCI). At reset, these signals will be inputs with weak internal pull-down resistors. The VBIOS can define all voltage-control signals to be either 3.3-V or open-drain outputs (all signals must be the same type). The output states (high/low) of these pins are programmable for each AMD PowerPlay state when they are used as voltage control signals. Note: GPIO_29 and GPIO_30 are only available on 28-nm ASICs, and are NC on earlier generation ASICs.
GPIO_8_ROMSD	I 3.3 V (VDD3)	PD-reset	Serial-ROM output from ROM. General purpose I/O or open-drain output. Design: No use external VGA ROM, so use the test point.
GPIO_9_ROMSI	I 3.3 V (VDD3)	PD-reset	Serial-ROM input to ROM. General purpose I/O or open-drain output.
GPIO_10_ROMSCK	O 3.3 V (VDD3)	PD-reset	Serial-ROM clock to ROM. General purpose I/O or open-drain output.
GPIO_22_ROMCSB	I 3.3 V (VDD3)	PD-reset	BIOS-ROM chip select. Used to enable the ROM for ROM read and program operations. Design: No use external VGA ROM, so use the test points.
GPIO_17_THERMAL_INT	I/O 3.3 V (VDD3)	PD-reset	Thermal monitor interrupt. An input from an external temperature sensor (ALERTb). Critical temperature fault (CTF) (active high) will output 3.3 V if the on-die temperature sensor exceeds a critical temperature so that the motherboard can protect the ASIC from damage by removing power. The CTF setpoint is 109°C by default, and is programmed during ASIC initialization. See the advisory for AMD PowerPlay states for more details.
GPIO_19_CTF	O 3.3 V (VDD3)	PD-reset	(Optional) Voltage control signal for the memory-voltage regulator. Note: This signal must be low (0 V) at reset (failure to do so will prevent booting).
GPIO_28_FDO	I/O 3.3 V (VDD3)	PD-reset	Disable MLPS: PU 10K ohm to 3.3V. (Do not install for Mars) Enable MLPS: PD 10K ohm to GND. (Install for Mars)
CLKREQ0	O		Supports the CLKREQ0 feature for saving power to turn on/off the REFCLK clock on the ASIC. On/off regulator switch in AMD PowerXpress? (switchable graphics) BACO mode. High (3.3 V) switches the regulators off (enter BACO mode). Low (0 V) switches the regulators on. (Default) PX_EN is tri-state before internal TEST_PG is asserted and PERST# is deasserted.
PX_EN	O	PD	

MLPS


MLPS Bit	Strap Name	Legacy	Description	Settings
PS_0[1]	ROM_CONFIG[0]	GPIO[13:11]	IF BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. Refer to current databooks for details.	001
PS_0[2]	ROM_CONFIG[1]			
PS_0[3]	ROM_CONFIG[2]			
PS_0[4]	N/A	GENLK_VSYNC	Reserved for internal use only. Must be 1 at reset.	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	GPIO_2	Re-defined strap to indicate PCIe GEN3 capability. 1 = PCIe GEN3 supported. 0 = PCIe GEN3 not supported.	0
PS_1[2]	STRAP_BIF_CLK_PM_EN	GPIO_8	Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLRREQ0). 0 = The CLRREQ0 power management capability is disabled 1 = The CLRREQ0 power management capability is enabled	0
PS_1[3]	N/A	GENLK_CLK	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	TX_PWRS_ENB	GPIO_0	Transmitter (Tx) power savings enable. 0 = 50% Tx output swing. 1 = Full Tx output swing.	1
PS_1[5]	TX_DEEMPH_EN	GPIO_1	PCI EXPRESS transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	1
PS_2[1]	N/A	N/A	Reserved.	0
PS_2[2]	N/A	N/A	Reserved.	0
PS_2[3]	BIOS_ROM_EN	GPIO_22	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	0
PS_2[4]	BIF_VGA_DIS	GPIO_9	VGA disable determines whether or not the card will be recognized as the system's VGA controller. 0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	0
PS_2[5]	N/A	N/A	Reserved.	0
PS_3[1]	BOARD_CONFIG[0]	N/A	Board configuration related strapping (such as memory ID).	Base on VRAM ID
PS_3[2]	BOARD_CONFIG[1]			
PS_3[3]	BOARD_CONFIG[2]			
PS_0[5]	ADD_PORT_CONN_		Together with PS_0[5] form the three-bit strap option to indicate the number of audio-capable display outputs. In a given ASIC there are as many endpoints as there are digital display outputs, though not all outputs are audio capable.	
PS_3[4]	PINSTRAP[0]			
PS_3[5]	ADD_PORT_CONN_			
	PINSTRAP[1]	N/A		111
	ADD_PORT_CONN_			
	PINSTRAP[2]			




MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1


SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1



+0.95VS to +0.95VGS




+3VS to +3VGS



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9868P
				Rev 1.0
				Date: Thursday, May 16, 2013 Sheet 14 of 42

Only for Kabini

+1.8VALW to +1.8VGS
+1.5V to +1.5VGS



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9868P Date: Thursday, May 16, 2013
				Rev 1.0
				Sheet 15 of 42

VDDR1	MarsCRB	Design
0.01u	5	0
0.1u	5	0
2.2u	5	5
10u	3	3


VDD_CT	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

VDDR3	Mars	check list	Design
120ohm	1	1	1
1u	3	2	2
10u	1	0	0
0.1u	0	1	1








PCIE_PVDD	MarsCRB	Design
1u	2	2
10u	1	1

PCIE_VDDC	MarsCRB	Design
1u	7	7
10u	2	2

BIF_VDDC	Mars	check list	Design
1u	1	1	1
10u	1	1	1



Need check all power current and decoupling capacitors after got SUN databook and reference schematic.



Memory clock 900MHz RC99 10K pull down


GPU Type	Memory Bus Width	VRAM Vendor	Compal P/N	Manufacturer P/N	X76 P/N	Size per part	Configuration	Total Memory Size/Qty	PS_3[3]	PS_3[2]	PS_3[1]	R_pu	R_pd
SUN PRO-M2	64bit	Hynix	SA00003Y070	H5TQ2G63DFR-11C	X7648051L01	2Gbit	128M*16	1GB/4pcs	0	0	0	RV20 NC	RV27 4.75K
SUN PRO-M2	64bit	Micron	SA00005XB00	MT41K128M16TJ-107G.K	X7648051L03	2Gbit	128M*16	1GB/4pcs	0	0	1	RV20 8.45K	RV27 2K
SUN PRO-M2	64bit	Samsung	SA00005SH00	K4W2G1646E-BC11	X7648051L04	2Gbit	128M*16	1GB/4pcs	1	1	1	RV20 4.75K	RV27 NC

Memory clock 1GHz RC95 10K pull high


GPU Type	Memory Bus Width	VRAM Vendor	Compal P/N	Manufacturer P/N	X76 P/N	Size per part	Configuration	Total Memory Size/Qty	PS_3[3]	PS_3[2]	PS_3[1]	R_pu	R_pd
SUN PRO-M2	64bit	Hynix	SA000065300	H5TQ2G63DFR-N0C	X7648051L02	2Gbit	128M*16	1GB/4pcs	0	1	0	RV20 4.53K	RV27 2K
SUN PRO-M2	64bit	Samsung	SA000068U20	K4W2G1646E-BC1A	X7648051L05	2Gbit	128M*16	1GB/4pcs	1	1	0	RV20 3.4K	RV27 10K

R_pu & R_pd resistor:
0402 1% resistors are required.


Place all these components close to GPU (Within 25mm) and keep all component close to each other




CHANNEL B: 512MB/1024MB DDR3




Supported Memory Configurations: Up to 4 Gbit/part for DDR3.



Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		1.0
C	LA-9868P	Thursday, May 16, 2013		Sheet 19 of 42




If it's EPD, they're become
 LCD_TXOUT2+_R = EDP_TX0+
 LCD_TXOUT2-_R = EDP_TX0-
 LCD_TXOUT1+_R = EDP_TX1+
 LCD_TXOUT1-_R = EDP_TX1-
 LVDS_CLK = EDP_AUXP
 LVDS_DATA = EDP_AUXN





pin1-4 Touch function for panel
 pin5-10 For Webcam with single or dual MIC
 pin11-30 For LVDS or EDP panel

LCD_VDD


Need check eDP&LVDS both 3V power rail.




LCD_INV




LCD Control





Reserve for eDP panel potential issue






Camera & Touch Screen




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
				LVDS/EDP W/ CAMERA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Thursday, May 16, 2013			Sheet 20	of 42



OE#	A	Y
L	L	L
L	H	H
H	X	Z



HDMI Connector





HDMI Royalty
 ZZZ HDM45@
RO000003HM
 HDMI W/Logo + HDCP


HDMI W/O Logo: RO000001HM
 HDMI W/Logo: RO000002HM
 HDMI W/Logo + HDCP: RO000003HM

please manually load
 this virtual material to 45@ BOM

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	HDMI W/O CEC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
	LA-9868P	1.0	Date	Thursday, May 16, 2013	Sheet 21 of 42




USE HDMI POWER



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	
				CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				1	LA-9868P
				Date	Rev
				Thursday, May 16, 2013	1.0
				Sheet	22 of 42

Slot 1 Half PCIe Mini Card-WLAN




WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_ON	H	L


From EC: <29> BT_ON (RM2) @ 1K 0.0402 5% E51_RXD

For isolate BT_CTRL and Compal Debug Card.

SATA HDD Conn.



SATA ODD Conn







USB Sleep & Charge






Right side USB 3.0 x 2/ Sleep&Charge

State table for MAX14641







CB0	CB1	Mode	STATUS
0	0	AM2	2A auto-detection charger mode for Apple device. Resistor dividers are connected to DP/DM. Including DCP
0	1	AP1	Forced 1A charger mode for Apple devices. Resistor dividers are connected to DP/DM.
1	0	PM	USB pass-through mode. DP/DM are connected to TDP/TDM
1	1	CM	USB pass-through mode with CDP emulation. Auto connects DP/DM to TDP/TDM depending on CDP detection status.





Left Side USB Port





USB POWER SWITCH



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
				LUSB/RUSB/S&C
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9866P
				Rev 1.0
Date: Thursday, May 16, 2013				Sheet 24 of 42




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
SENSE B	5.1K	(PIN 48)	
	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	



SPK Conn.


For common design,
pull-high resistor should be placed at connector side.




SM_DET	BIOS setup	Speaker Type	BOM
1	S&M option	Harman/Kardon	269@
0		Non Harman	259@

Non-Harman detection		
SPK_DET	0	ONKYO
	1	Non-Brand

HeadPhone/LINE Out JACK




MIC/LINE IN JACK




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev 1.0
Date:	Thursday, May 16, 2013	Sheet	27	of 42


For power consumption measurement and remove it after Pre-MP phase




please close the pin19 of UW1



please close the pin4 of UW1




De-coupling and Bulk capacitor should place near to Cardreader chip and Combo Socket




	CD_SW	WP_SW	
Card Uninsertion	Close	Protect disable	Protect Enable
		Close	Close
Card Insertion	Open	Open	Close








	NC (default)	10K pull down
GPIO0	Power saving mode	Normal mode



For normal close type connector invert circuit



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9868P	1.0
Date: Thursday, May 16, 2013				Sheet	28 of 42








P.32_SYS_PWRGD OD/L for 1.8V PU APU

For KB9012 EC_ON low pulse work around

Voltage Comparator Pins FOR 9012 A3


VCIN0 pin109	>1.2V	<1.2V
VCOUT0 pin104	HIGH	LOW
VCOUT1 pin103	LOW	HIGH




Security Classification	Compal Secret Data	
Issued Date	2012/09/27	Deciphered Date
		2015/09/27
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS TO BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
LPC-EC-KB9012	
Title	Document Number
	LA-9868P
Date: Thursday, May 16, 2013	Sheet 29 of 42


Power Button




Touchpad Connector




Keyboard LED




Lid SW




Screw Hole










NEW KEYBOARD CONN.





ISPD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	KB/TP/LED/LID/DEBUG/ISPD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date	Thursday, May 16, 2013	Sheet	30	of	42





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	
				DC TO DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
	LA-9868P	Thursday, May 16, 2013		31	1.0



For RTC (38.2)




Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	DCIN/PRECHARGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Custom	Document Number	LA-9868P	Sheet 32 of 42



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP Size: Custom Document Number: LA-9868P
Date:	Sheet 33 of 42			Rev 1.0

for reverse input protection


Charger controller (40.1), Support component (40.2)



Vin Dectector

	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	

ILIM and external DPM
3.97A




For A51 ADP_V function

Please locate the RC Near EC chip
2011-02-22

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Custom Document Number: LA-9868P Rev: 1.0
				Date: Sheet 34 of 42

DDR controller (35.3), Support component (35.4)




1.5V
 Peak Current 12A
 OCP current 13.82A
 FSW=500kHz
 DCR 8.3 ~ 10mohm
 TYP MAX
 H/S Rds (on) :27mohm , 34mohm
 L/S Rds (on) :10.8mohm , 13.6mohm

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9869P
Date:		Sheet	36	of	42
		Rev	1.0		


1.8V controller (35.15), Support component (35.16)



1.8V
Peak Current 2.5A
OCP current 3.5A
FSW=800kHz

H/S Rds(on) : 100mohm ,
L/S Rds(on) : 80mohm ,

0.95V controller (35.5), Support component (35.6)




0.95V
Peak Current 11.1A
OCP current 16A
FSW=800kHz

H/S Rds(on) : 22mohm ,
L/S Rds(on) : 11mohm ,

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VALWP/+0.95VALWP LA-9868P Thursday, May 16, 2013
Size	Document Number	Rev	Sheet	
Custom	LA-9868P	1.0	37 of 42	

CPU controller (36.1), Driver (36.2) Support component (36.3)

EMI Part (47.1)



APU_CORE_NB
 TDC 13A (A) 12A (B)
 Peak Current 17A (A) 15A (B)
 OCP current > 22.5A
 Load line -4mV/A
 FSW=400kHz
 DCR 1.4mohm +/-5%

MAX
 H/S Rds (on) : 11.7mohm , 14.5mohm
 L/S Rds (on) : 4.2mohm , 5mohm



EMI Part (47.1)

APU_core
 TDC 15A (A) 13A (B)
 Peak Current 21A (A) 18A (B)
 OCP current > 31.5A
 Load line -4mV/A
 FSW=400kHz
 DCR 1.4mohm +/-5%


TYP
 H/S Rds (on) : 11.7mohm , 14.5mohm
 L/S Rds (on) : 4.2mohm , 5mohm

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/27	Deciphered Date	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA9868P
			Date	Thursday, May 16, 2013
			Sheet	38 of 42
			Rev	1.0


CPU_Core output CAP (Including MLCC) 36.4




+APU_CORE_NB



GFX output CAP (Including MLCC) 36.5



+VGA_CORE




VGA_Core output CAP (Including MLCC) 43.9

kabini	560uF*4.5m	10uF (0603)	1u (0402)	0.22uF	180P (0402)
VDD	2	3	11		1
VDD_NB	1	4	9		1

Security Classification	Compal Secret Data	
Issued Date	2012/09/27	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
PROCESSOR DECOUPLING		
Title	Document Number	Rev
	LA-9868P	1.0
Date:	Thursday, May 16, 2013	Sheet 40 of 42

Item	Reason for change	PG#	Modify List	Date	Phase
------	-------------------	-----	-------------	------	-------



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/27	Deciphered Date	2015/09/27	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Thursday, May 16, 2013
				Sheet	41 of 42

HW PIR (Product Improve Record)

VNKAE LA-9868P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.3 TO 1.0

Item	Page	Date	Request	Solution
1		2013/03/5a	Change APU to PR sample	PR sample PN SA00006R300, SKU 4519NL51L03
2	P30	2013/03/5a	PCB cut outline	Remove SW1
3	P06	2013/03/5a	co-lay eDP & LVDS	Due to common eDP cable, swap Lane0 and Lane2 to follow common design; replace CC106, CC102 with RC75, RC76; add RC77, RC78, CC109, CC110.
4	P30	2013/03/06a	no need power button	Remove SW2
5	P30	2013/03/06a		Add C24(0.1uF) to ON/OFFBTN# and set to ESD@
6	P06	2013/03/06a		Add CC99(1000pF) to APU_RST# and set to ESD@
7		2013/03/06a		Change CC93, CC94, CC97, CB6 to ESD@
8	P07	2013/03/06a	BIOS ROM	Change UC5 to always mount on 43-level
9	P07	2013/03/06a	For vendor recommend	Change CC22, CC23 from 5.6pF to 4.7pF(SE07147AC80)
10	P28	2013/03/07a	co-lay card reader for EMI request	Update card reader schematic for co-lay GL834L and RT5117
11	P09	2013/03/07b	Remove 0ohm res	Change RC116, RC117, RC119, RC120 to short pad symbol
12	P26	2013/03/07b	Remove 0ohm res	Change RA18, RA24, RA22, RA36, RA37 to short pad symbol
13	P05	2013/03/07b	Remove 0ohm res	Change R2 to short pad symbol
14	P20	2013/03/07b	Remove 0ohm res	Remove R106
15	P29	2013/03/07b	Remove 0ohm res	Change RB36 to short pad symbol
16		2013/03/11a	Update power schematic	
17	P28	2013/03/12a	Remove co-lay RT5117	Update card reader schematic
18	P30	2013/03/18a	Change PCB PN	Change PCB PN to DAZ0WJ00100
19	P30	2013/03/18a		Remove DC-IN JACK PN due to BOM structure changed
20	P24	2013/03/18a	Remove 0ohm res	Change RR1, RR2 to short pad symbol
21	P08	2013/03/18a	For power consumption improve	Change VRAM_SEL to TOUCH_SEL for BTO to improve battery life.
22	P26	2013/03/25a	ESD request	Change DA1, CA30, CA31, CA34, CA36 to varistor(SCV00001K00)
23	P08	2013/03/25a	vendor recommend	Change CC31 to 8pF(SE00000DB80)
24	P24	2013/03/25a	Remove 0ohm res	Change RR1, RR2 to 0 ohm

Title		
HW PIR		
Size	Document Number	Rev
B	LA-9868P	1.0
Date:	Thursday, May 16, 2013	Sheet 42 of 42

www.s-manuals.com