

Compal confidential

Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_GM+ICH9-M core logic


2009-07-15

Blade 1.4 MV



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2007/08/28	Deciphered Date	2006/03/10		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Cover Sheet				
						Size	Document Number		Rev	
						Custom	Montevina Blade UMA LA4105P		1.0	
						Date: Saturday, July 18, 2009				
						Sheet 1 of 45				

Montevina Consumer 14" UMA




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagram	
Size	Document Number	Rev		Date	
Custom	Montevina Blade UMA LA410SP	1.0		Saturday, July 18, 2009	
Sheet		2		of 45	

Voltage Rails

O MEANS ON X MEANS OFF

power plane State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :



@ :	means just reserve , no build
45@ :	means need be mounted when 45 level assy or rework stage.
DEBUG@ :	means just reserve for debug.
BATT @ :	means need be mounted when 45 level assy or rework stage.
CONN@ :	means ME part
ESATA @ :	means just reserve for ESATA
GS @ :	means just reserve for G sensor
FP @ :	means just reserve for Finger Print
Multi @ :	means just reserve for Multi Bay
NewC@ :	means just reserve for New card
DOCK@ :	means just reserve for Docking
Main@ :	means just reserve for Main stream
OPP@ :	means just reserve for OPP
2MiniC@ :	means just reserve for 2nd Mini card slot
PA @ :	means just reserve for PA
PR @ :	means just reserve for PR

USB assignment:

USB-0	Right side
USB-1	Right side
USB-2	Left side(with ESATA)
USB-3	Dock
USB-4	Camera
USB-5	WLAN
USB-6	Bluetooth
USB-7	Finger Printer
USB-8	MiniCard(WWAN/TV)
USB-9	Express card
USB-10	X
USB-11	X

PCIe assignment:

PCIe-1	TV /WWAN/Robeson
PCIe-2	X
PCIe-3	WLAN
PCIe-4	GLAN (Realtek)
PCIe-5	Card reader
PCIe-6	New Card

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK CHIP	MINI CARD	LCD	Cap sensor board	NEW CARD	G sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	V	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	X	X	X
SMB_CK_CLK1 SMB_CK_DAT1	ICH9	X	X	X	X	V	V	V	X	X	V	V
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V	X	X	X


43154432L01 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/Multi@/2MiniC@/PA@
 43154432L02 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/PR@
 43154432L03 : Main@/DEBUG@/DOCK@/NewC@/FP@/PR@
 43154432L04 : OPP@/DEBUG@/PR@
 43154432L05 : OPP@/DEBUG@/PR@


43154432L01 : UMA GM PA FF (V)
 43154432L02 : UMA GM PR FF (V)
 43154432L03 : UMA GL PR FF-
 43154432L04 : UMA GM OPP (V)
 43154432L05 : UMA GL OPP


Cantiga GM45 B0(QR32) : SA00001P930 (SI-1、SI-2)
 ICH9M A2 ES2 Base : SA00002AN10 (SI-1、SI-2)
 Cantiga GM45 B-2 QS QT62 : SA00002JT10 (PV-1)
 Cantiga GM45 B-3 QS QU36 : SA00002JT50 (PV-2)
 ICH9M A-3 QS - BASE QT09 : SA00002JH00 (PV-1、PV-2)
 Cantiga GM45 B-3 QS SLB97 : SA00002JJE0 (MV-1、MV-2)
 ICH9M A-3 QS -BASE SLB8Q : SA00002JHB0 (MV-1、MV-2)

PCB : DA600007110 --->M/B
 DAZ03V00200 --->Main
 DAZ03V00101 --->OPP

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Montevina Blade UMA LA4105P
				Date	Saturday, July 18, 2009
				Sheet	3 of 45
				Rev	1.0








Timing diagram for XDP signals. The diagram shows signals XDP_DBRESET#, XDP_TDI, XDP_TMS, XDP_TDO, XDP_TRST#, and XDP_TCK over time. A blue box highlights the period from the first rising edge of XDP_TDI to the first rising edge of XDP_TCK. A label 'Change value in 5/02' points to the first rising edge of XDP_TDI. A label '@R1' points to the first rising edge of XDP_TCK. A label '1K 0402 5%' points to the first rising edge of XDP_TCK. A label '+3VS' points to the first rising edge of XDP_TCK. A label '+VCCP' points to the first rising edge of XDP_TCK. A label 'This shall place near CPU' points to the first rising edge of XDP_TCK.

04/29 MVI reserve
10K for 2nd source

The schematic diagram illustrates the fan speed control circuit. It features a +5V supply connected to a diode D1 (RB751V_SOD323) and a capacitor C4 (4.7U_0805_10V4Z). The output of D1 is connected to a MOSFET Q2 (SI3456BDV-T1-E3_TSP06) and a capacitor C5 (0.1U_0402_16V4Z). The MOSFET Q2 is controlled by a microcontroller (ACES_85204-02001_2P) and a connector (ACES_88231-02001_CONN@). The output of Q2 is connected to a diode D2 (RLZ5.1B_LL34) and the fan (FAN_PWM). A note indicates a change in PCB footprint from ACES_85204-02001_2P to ACES_88231-02001_2P.



Security Classification	Compal Secret Data			Compal Electronics, Inc. Penryn(1/3)-AGTL+ATP-XDP		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	Penryn(1/3)-AGTL+ATP-XDP Montevina Blade UMLA410SP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Montevina Blade UMLA410SP	1.0
Date: Saturday, July 18, 2009				Sheet	2	of 45




* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.




Length match within 25 mils. The trace width/space/other is 20/7/25.



JCPUID		
A4	VSS[001]	VSS[082]
A8	VSS[002]	VSS[083]
A11	VSS[003]	VSS[084]
A14	VSS[004]	VSS[085]
A16	VSS[005]	VSS[086]
A19	VSS[006]	VSS[087]
A23	VSS[007]	VSS[088]
AF2	VSS[008]	VSS[089]
B6	VSS[009]	VSS[090]
B8	VSS[010]	VSS[091]
B11	VSS[011]	VSS[092]
B13	VSS[012]	VSS[093]
B16	VSS[013]	VSS[094]
B19	VSS[014]	VSS[095]
B21	VSS[015]	VSS[096]
B24	VSS[016]	VSS[097]
C5	VSS[017]	VSS[098]
C8	VSS[018]	VSS[099]
C11	VSS[019]	VSS[100]
C14	VSS[020]	VSS[101]
C16	VSS[021]	VSS[102]
C19	VSS[022]	VSS[103]
C2	VSS[023]	VSS[104]
C22	VSS[024]	VSS[105]
C25	VSS[025]	VSS[106]
D1	VSS[026]	VSS[107]
D4	VSS[027]	VSS[108]
D8	VSS[028]	VSS[109]
D11	VSS[029]	VSS[110]
D16	VSS[030]	VSS[111]
D19	VSS[031]	VSS[112]
D23	VSS[032]	VSS[113]
D26	VSS[033]	VSS[114]
E3	VSS[034]	VSS[115]
E6	VSS[035]	VSS[116]
E8	VSS[036]	VSS[117]
E11	VSS[037]	VSS[118]
E14	VSS[038]	VSS[119]
E16	VSS[039]	VSS[120]
E19	VSS[040]	VSS[121]
E21	VSS[041]	VSS[122]
E24	VSS[042]	VSS[123]
F5	VSS[043]	VSS[124]
F8	VSS[044]	VSS[125]
F11	VSS[045]	VSS[126]
F13	VSS[046]	VSS[127]
F16	VSS[047]	VSS[128]
F19	VSS[048]	VSS[129]
F2	VSS[049]	VSS[130]
F22	VSS[050]	VSS[131]
F25	VSS[051]	VSS[132]
G4	VSS[052]	VSS[133]
G1	VSS[053]	VSS[134]
G23	VSS[054]	VSS[135]
G26	VSS[055]	VSS[136]
H3	VSS[056]	VSS[137]
H6	VSS[057]	VSS[138]
H21	VSS[058]	VSS[139]
H24	VSS[059]	VSS[140]
J2	VSS[060]	VSS[141]
J5	VSS[061]	VSS[142]
J22	VSS[062]	VSS[143]
J25	VSS[063]	VSS[144]
K1	VSS[064]	VSS[145]
K4	VSS[065]	VSS[146]
K23	VSS[066]	VSS[147]
K26	VSS[067]	VSS[148]
L3	VSS[068]	VSS[149]
L6	VSS[069]	VSS[150]
L21	VSS[070]	VSS[151]
L24	VSS[071]	VSS[152]
M2	VSS[072]	VSS[153]
M5	VSS[073]	VSS[154]
M22	VSS[074]	VSS[155]
M25	VSS[075]	VSS[156]
N1	VSS[076]	VSS[157]
N4	VSS[077]	VSS[158]
N23	VSS[078]	VSS[159]
N26	VSS[079]	VSS[160]
P3	VSS[080]	VSS[161]
	VSS[081]	VSS[162]
		VSS[163]



Penryn




Mid Frequency Decoupling

Near CPU CORE regulator



ESR <= 1.5m ohm
Capacitor > 1980uF




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn(3/3)-AGTL+/ITP-XDP	
Size	Document Number	Rev	1.0	Date	
Custom	Montevina Blade UMA LA4105P	Saturday, July 18, 2009		Sheet	8 of 45




Layout note:
Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSB data traces



Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title Cantiga(1/6)-AGTL/DMI/DDR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		
				Document Number		Rev
				Montevina Blade UMA LA4105P		1.0
Date:				Saturday, July 18, 2009	Sheet	9 of 45







Follow Intel DG & Checklist

Follow Intel DG & Checklist

Follow Intel DG & Checklist


Solve 3G WWAN issue





PEGCOMP trace width and spacing is 20/25 mils.

Strap Pin Table


CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The ITPM Host Interface is enable 1 = The ITPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.








Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom Montevina Blade UMA LA410SP
Date: Saturday, July 18, 2009				Rev 1.0
Sheet 11 of 45				



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(6/6)-PWR/GND	
Size	Document Number	Rev		1.0	
Custom	Montevina Blade UMA LA4105P	Date		Saturday, July 18, 2009	
Sheet		14		of 45	




FSC CLKSEL2	FSB CLKSEL1	FSA CLKSEL0	CPU MHz	SRC MHz	PCI MHz	REF MHz	DOT_96 MHz	USB MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1						
Reserved								




Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2007/08/28	Deciphered Date	2006/03/10	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Clock Generator CK505					
					Size	Document Number	Rev			
						Montevina Blade UMA LA4105P	1.0			
					Date	Saturday, July 18, 2009	Sheet			
					3	1	2	17	of	45

CRT Connector






CRT Termination/EMI Filter




11/07 Change CRT lounting NB-->Docking-->CRT connector




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2007/08/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2006/07/26		Compal Electronics, Inc.	
Size		Document Number		Rev	
Date		Saturday, July 18, 2009		1.0	
Sheet		18		of 45	



Must close JLVDS1pin 24 - 26



USB Camera






Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Saturday, July 18, 2009				Sheet 19 of 45

Compal Electronics, Inc.


LCD CONN.

Montevina Blade UMA LA4105P




A16 swap override Strap


PCI_GNT3#	Low= A16 swap override Enble
	High= *
	Default






Boot BIOS Strap

PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *










Pin	Function
R333	SIRQ
R334	PM_CLKRUN#
R335	OCF#
R336	THERM_SC#
R337	CLKREQ#_C
R338	PM_BMBUSY#
R341	EC_SC#
R344	CR_CPFPE#
R345	CR_WAKE#
R349	GPIO18
R350	HDDHALT_LED#
R351	GPIO21
R352	GPIO36
R357	GPIO37
R358	GPIO39
R359	GPIO48
R361	GPIO57
R362	




Security Classification		Compal Secret Data		Compal Electronics, Inc. ICH9(3/4) DMI,USB,GPIO,PCIE	
Issued Date	2007/08/28	Deciphered Date	2006/03/10		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Size	Document Number
				Custom	Montevina Blade UMA LA410SP Date: Saturday, July 18, 2009 Sheet 22 of 45






Security Classification		Compal Secret Data		Compal Electronics, Inc. RTL803EL LAN		
Issued Date	2007/08/28	Deciphered Date	2007/06/30	Title	RTL803EL LAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				A	Moniteva Blade UMA LA4105P	1.0
				Date	Saturday, July 18, 2009	Sheet 25 of 45


Mini Card 0--TV tuner/WWAN/Ro




SIM card Connector



New Card



Close to
JEXP




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	WLAN, WWAN, New Card Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Montevina Blade UMA LA410SP	1.0
Date:				Saturday, July 18, 2009	Sheet	26 of 45

Security Classification	Compal Secret Data			Compal Electronics, Inc. USB CardReader&CONN	
Issued Date	2007/08/28	Deciphered Date	2006/10/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Montevina Blade UMA L4410SP Rev 1.0
				Date:	Saturday, July 18, 2009 Sheet 27 of 45


CODEC POWER

(4.75V(4.56~4.94V))
300mA






SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K



Security Classification	Compal Secret Data		
Issued Date	2007/08/28	Deciphered Date	2006/07/26
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title Codec_IDT9271B7			
Size Custom	Document Number Montevina Blade UMA LA4105P		Rev 1.0
Date:	Saherrev	Jul-18-2000	Sheet 28 of 45



GAIN0	GAIN1	Av (inv)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



MDC 1.5 Conn.



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	AMP & Audio Jack	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Montevina Blade UMA LA4105P
				Date	Rev 1.0
				Saturday, July 18, 2009	Sheet 29 of 45

Left side USB Power Switch

The schematic diagram illustrates the Left side USB Power Switch circuit. The main components and their connections are as follows:

- Input:** +5VALW (5V supply).
- Control:** USB_EN# (Active Low signal).
- Switch:** U41 (TPS2061IDGNR_MSOP8) with a width of 100mil.
- Capacitors:**
 - C1381: 4.7uF 0805_10V4Z (input filter capacitor).
 - C1380: 150uF 0.63V4M (output filter capacitor).
 - C1382: 0.1uF 0402_16V4Z (input filter capacitor).
 - C1383: 1000pF 0402_50V7K (output filter capacitor).
- Resistor:** R1083: 10k 0402 5% (pull-down resistor).
- Output:** USB_VCC (5V supply).

The circuit is designed to switch the +5VALW supply to the USB_VCC output when the USB_EN# signal is active. The output is filtered by a 1000pF capacitor and a 10k resistor.

Secondary Section:

- Diode:** D45 (PRT85V0U2X_SOT143-4) connected to +5VALW and USB20_P2.
- Output:** USB20_N2 (5V supply).

Left side ESATA/USB combination Connector

USB_VCC5V

JF53

USB

VBUS 1

D- 2

D+ 3

GND 4

ESATA

GND 5

A+ 6

A- 7

GND 8

B- 9

B+ 10

GND 11

GND 12

GND 13

GND 14

GND 15

TYCO_1759576-1 CONN@

D46

VIN IO1 2

SATA_TXP5

SATA_TXN5 3

IO2 GND 1

@PRTR5V0U2X_SOT143-4

<22> USB20_N2 R1080 1 2 0 0402 5% USB20_N2 R 1

<22> USB20_P2 R1081 1 2 0 0402 5% USB20_P2 R 1

<21> SATA_TXP5 C1385 2 1 0.01U_0402 16V7K SATA_RXN5

<21> SATA_TXN5 C1384 2 1 0.01U_0402 16V7K SATA_RXP5

<21> SATA_RXN5_C ESATA@

<21> SATA_RXP5_C ESATA@

[illegible]

USB cable connector for Right side

Wiring diagram for the USB cable connector for the Right side. The diagram shows a 12-pin connector (JP55) with the following connections:

- Pin 1: +5VALW
- Pin 2: USB_EN#
- Pin 3: USB20_N0
- Pin 4: USB20_P0
- Pin 5: USB20_N1
- Pin 6: USB20_P1
- Pin 7: GND1
- Pin 8: GND2
- Pin 9: GND2
- Pin 10: GND2
- Pin 11: GND2
- Pin 12: GND2

The connector is labeled JP55. The cable is labeled ACES_87213-1000G CONN@.

BT Connector


Need change to New version

02/12 Change BT connector type


0612 no install

BT_OFF


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title	USB, BT, eSATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Montevina Blade UMA LA410SP	1.0
				Date:	Saturday, July 18, 2009	
				Sheet	30	of 45



SP07000F500 S SOCKET WIESON G6179-100000 8P
SPIFLASH
WIESO_G6179-100000_8P




12/27EMI
request



11/16 Change TO
02/16 Change TO
02/16 Delete KBC EEPROM


HDPC ROM




11/17 Add SB HDPC
ROM
07/03 Change HDPC ROM to +3VS
02/13 Sparate SPI_CLK between SB and
EC

Remove LPC Debug Port
20090618


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS ROM		
Size		Document Number		Montevina Blade UMA LA410SP		Rev 1.0
Date		Saturday, July 18, 2009		Sheet		31 of 45




System LED




Capacitor Sensor Conn




ON/OFF Button Connector



Lid Switch Connector




Keyboard backlight Conn




Mini card LED




T/P Board (Include T/P_ON/OFF)



T/P Board Conn



Mini card LED





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KBD, ON/OFF, SW, CIR		
				Size	Document Number	Rev
				Montevina Blade UMA LA410SP		
				Date:	Saturday, July 18, 2009	Sheet 33 of 45


Atlas/ Saturn Dock

DOCK_PWR_ON Spec
0V = Notebook S4/S5, Dock off




2.5V = Notebook S3, Dock on
4V = Notebook S0, Dock on



Dock PRESENT




MIC_Dock




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title DOCK CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number Montevina Blade UMA LA410SP
				Rev 1.0
				Date: Saturday, July 18, 2009
				Sheet 34 of 45

+5VALW to +5VS Transfer




01/03 Sparate+5VS
and +3VS power
timing



+3VALW to +3VS Transfer



DIM LED





+1.5V to +1.5VS Transfer




$$V_{OUT} = 1.25(1 + R_{912}/R_{913})$$

$$V_{OUT} = 1.25(1 + 100k/215k) = 1.83V$$


Discharge circuit




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA410SP	
				Date	Rev
				Saturday, July 18, 2009	1.0
				Sheet	36 of 45





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4105P	
				Date:	Rev
				Saturday, July 18, 2009	1.0
				Sheet	45






Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2007/05/29		Deciphered Date		2008/05/29		Title	
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3.3VALWP/5VALWP			
				Size		Document Number		Rev	
						Montevina Blade UMA LA4105P		1.0	
C		D		Date: Saturday, July 18, 2009		Sheet 39 of 45		E	





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title 0.75VP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Montevina Blade UMA LA410SP		
Date:		Saturday, July 16, 2009		Sheet	42	of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		+CPU_CORE	
Size	Document Number	Rev	
Custom		1.0	
Date:	Saturday, July 18, 2009	Sheet	43 of 45

Version Change List (P. I. R. List) for Power Circuit

<i>Item</i>	<i>Page#</i>	<i>Title</i>	<i>Date</i>	<i>Request Owner</i>	<i>Issue Description</i>	<i>Solution Description</i>	<i>Rev.</i>
1	37	3.3VALWP/5VALWP	5/4	Compal	RF solution	Add PC316, PC317	
2	40	+1.05V_VCCP	5/4	Compal	RF solution	Add PC414	
3	41	+1.5VP	5/4	Compal	RF solution	Add PC521	
2							
3							
4							

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Power Changed-List History-1					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				Size Custom	Document Number			Rev	1.0
				Montevina Blade UMA LA410SP					
Date:	Schedule:	July 18, 2000	Sheet	AA	of	AE			

