

Compal Confidential

NCQD0 M/B Schematics Document

Intel Arrandale/Clarkfield Processor with DDRIII + Ibex Peak-M

2009-08-10


REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	C
				Document Number	401762
Date: Tuesday, August 18, 2009				Sheet	1 of 60

File Name : LA5511P

Fan Control page 43

Clock Generator
IDT: 9LRS3199AKLFT
SILEGO: SLG8SP587
133/120/100/96/14.318MHZ to PCH
48MHZ to CardReader



Voltage Rails

Power Plane	Description	S1	S3	S5	DGPU (UMA)	DGPU (DIS)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	ON	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF		
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3V	3.3V power rail for PCH	ON	ON	ON		
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+5V	5V power rail for PCH	ON	ON	ON		
+VSB	VSb always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+5VSDGPU	5V power rail for GPU				OFF	ON
+1.5VSDGPU	1.5V power rail for VRAM				OFF	ON
+1.8VSDGPU	1.8V switched power rail for GPU				OFF	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727	0101 1100b
ISL90728	0111 1100b

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	ClOCK
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
* 0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table


BTO Item	BOM Structure
UMA	UMA@
UMA Only	UMAO@
DIS Only	DIS@
DGPU	VGA@
Braidwood	NV@
M96	M96@
Broadway	MAD@
Switchable Graphics	SG@

USB Port Table


USB 2.0	USB 1.1	Port	4 External USB Port
EHCI1	UHCI0	0	USB Conn.
		1	USB/B
	UHCI1	2	eSATA USB
		3	CMOS Camera
	UHCI2	4	Mini Card 1
		5	Mini Card 2
EHCI2	UHCI3	6	
		7	
	UHCI4	8	USB Conn.
		9	
	UHCI5	10	Blue Tooth
		11	Finger Print
	UHCI6	12	NewCard
		13	

BOM Config
Switchable Graphics (M96)SKU: UMA@/SG@/VGA@
UMA only SKU: UMA@/UMAO@
DIS ONLY (M96): DIS@/VGA@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date:	Tuesday, August 18, 2009
				Sheet	3 of 60
				Rev	C





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT IT CONTAINS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATICS,MB A5511					
								Size		Document Number		Rev	
								401762		C			
								Date:		Tuesday, August 18, 2009		Sheet 6 of 60	




IC,AUB_CFD_PGA,R1P0
CONN@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date	Tuesday, August 18, 2009
				Sheet	7 of 60



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title					
								SCHEMATICS,MB A5511					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.													
Size Document Number													
401762													
Date: Tuesday, August 18, 2009								Sheet 9 of 60					



2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREFDQ Platform
Design Guide Change Details

2009/04/13
For Arrandale, it should be use M1 Circuit
For Clarksfield, it should be use M3 Circuit
DG V1.52


Layout Note:
Place near JDIMM2


Layout Note: Place these 4 Caps near Command
and Control signals of DIMM

Layout Note:
Place near JDIMM2.203 & JDIMM2.204

DDR3 SO-DIMM B
Standard Type

Security Classification				Compal Secret Data				Title			
Issued Date				Deciphered Date				2009/08/10			
2009/08/10				2010/08/10				Compal Electronics, Inc.			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				401762			
Date: Tuesday, August 18, 2009				Sheet 11 of 60				Rev C			





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401762	C
				Date:	Tuesday, August 18, 2009	Sheet 13 of 60

For PCIE LAN

For Wireless LAN

For NEWCRAD

For Mini2

For CardReader


For PCIE LAN

For Wireless LAN

For NEWCRAD

For Mini2


For CardReader



EC LID_OUT#	R704	1	2	10K	0402	5%
PCH SMBCLK	R682	1	2	2.2K	0402	5%
PCH SMBDATA	R246	1	2	2.2K	0402	5%
PCH GPIO60	R216	1	2	10K	0402	5%
PCH SML1CLK	R241	1	2	2.2K	0402	5%
PCH SML1DAT	R234	1	2	2.2K	0402	5%
PCH GPIO74	R215	1	2	10K	0402	5%
PCH GPIO44	R256	1	2	10K	0402	5%
PCH GPIO56	R214	1	2	10K	0402	5%
PCH GPIO73	R316	1	2	10K	0402	5%





REV1.0

PCI-E





Project ID		
ID1	ID0	Project
0	0	JV
0	1	Future




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2009/08/10		Deciphered Date	
2009/08/10		2010/08/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2010/08/10		SCHEMATICS,MB A5511	
Date		Tuesday, August 18, 2009		Sheet	
14		of		60	



+1.05VS



10/2 Intel suggestion change to 10K



No used Integrated LAN,
connecting LAN_RST# to GND

U60C

REV1.0

DMI HTX PRX N0 BC24

DMI HTX PRX N1 B122

DMI HTX PRX N2 AW20

DMI HTX PRX N3 B120

DMI HTX PRX P0 BD24

DMI HTX PRX P1 BC22

DMI HTX PRX P2 BA20

DMI HTX PRX P3 BG20

DMI PTX HRX N0 BE22

DMI PTX HRX N1 BE21

DMI PTX HRX N2 BD20

DMI PTX HRX N3 BE18

DMI PTX HRX P0 BD22

DMI PTX HRX P1 BH21

DMI PTX HRX P2 BC20

DMI PTX HRX P3 BD18

DMI0RXN

DMI1RXN

DMI2RXN

DMI3RXN

DMI0RXP

DMI1RXP

DMI2RXP

DMI3RXP

DMI0TXN

DMI1TXN

DMI2TXN

DMI3TXN

DMI0TXP

DMI1TXP

DMI2TXP

DMI3TXP

DMI_ZCOMP

DMI_IRCOMP

FDI_RXN0 BA18 H_FDI_TXN0

FDI_RXN1 BH17 H_FDI_TXN1

FDI_RXN2 BD16 H_FDI_TXN2

FDI_RXN3 B116 H_FDI_TXN3

FDI_RXN4 BA16 H_FDI_TXN4

FDI_RXN5 BE14 H_FDI_TXN5

FDI_RXN6 BA14 H_FDI_TXN6

FDI_RXN7 BC12 H_FDI_TXN7

FDI_RXP0 BB18 H_FDI_TXP0

FDI_RXP1 BE17 H_FDI_TXP1

FDI_RXP2 BC16 H_FDI_TXP2


FDI_RXP3 BG16 H_FDI_TXP3

FDI_RXP4 AW16 H_FDI_TXP4


FDI_RXP5 BD14 H_FDI_TXP5

FDI_RXP6 BB14 H_FDI_TXP6

FDI_RXP7 BD12 H_FDI_TXP7




System Power Management




IBEXPEAK-M_FCBGA107

UMA@





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401762
				Date	Tuesday, August 18, 2009
				Sheet	15 of 60
				Rev	C

DG 0.8 is 10uH Inductor (Page 290)
Have Internal VRM (DG0.8 Page 293)




POWER

REV1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401762
				Date:	Tuesday, August 18, 2009
				Sheet	20 of 60









M96 P/N : SA00002UQ50 (S IC 216-0729042-00 A13 M96 FCBGA962 0FA)
M92 P/N : SA00002YX10 (S IC 216-0728014 A12 M92-M2 XT FCBGA 0FA)


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	C
				Date	401762	
				Tuesday, August 18, 2009	Sheet	23 of 60


Strap Name		Pin Straps Description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
STRAP_BIF	GPIO22	Enable CLKREQ# Power Management 0: CLKREQ# power management capability is disabled 1: CLKREQ# power management capability is enabled	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2.1.0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. 128 MB 001 256 MB 001 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
CCBYPASS	GENERICC		0
SMS_EN_HARD	H2SYNC		0
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0


Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM				
Samsung	0	0	0	0
HYNIX	1	0	0	0





Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2009/08/10	401762
Deciphered Date	2010/08/10	Rev C
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		













LCD POWER CIRCUIT



LED PANEL Conn.



UMA ONLY




TXOUT0+	2		3	PCH TXOUT0+	
TXOUT0-	1		3	PCH TXOUT0-	
TXOUT1+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TXOUT1+	
TXOUT1-	1		4	PCH TXOUT1-	
TXOUT2+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TXOUT2+	
TXOUT2-	1		4	PCH TXOUT2-	
TXCLK+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TXCLK+	
TXCLK-	1		4	PCH TXCLK-	
TZOUT0+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TZOUT0+	
TZOUT0-	1		4	PCH TZOUT0-	
TZOUT1+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TZOUT1+	
TZOUT1-	1		4	PCH TZOUT1-	
TZOUT2+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TZOUT2+	
TZOUT2-	1		4	PCH TZOUT2-	
TZCLK+	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TZCLK+	
TZCLK-	1		4	PCH TZCLK-	
	2		4	UMAO@ 0.0404 4P2R_5%	
	1		3	PCH TXOUT0+	

PCH LCD CLK	R109	1	UMA0@2	0	0402	5%	I2CC	SCL
PCH LCD DATA	R98	1	UMA0@2	0	0402	5%	I2CC	SDA



DIS ONLY

TXOUT0+	3		2	VGA TXOUT0+
TXOUT0-	4		1	VGA TXOUT0-
0_0404_4P2R_5% DIS@	3		RP25	
TXOUT1+	3		2	VGA TXOUT1+
TXOUT1-	4		1	VGA TXOUT1-
0_0404_4P2R_5% DIS@	3		RP24	
TXOUT2+	3		2	VGA TXOUT2+
TXOUT2-	4		1	VGA TXOUT2-
0_0404_4P2R_5% DIS@	3		RP23	
TXCLK+	3		2	VGA TXCLK+
TXCLK-	4		1	VGA TXCLK-
0_0404_4P2R_5% DIS@	3		RP22	
TZOUT0+	3		2	VGA TZOUT0+
TZOUT0-	4		1	VGA TZOUT0-
0_0404_4P2R_5% DIS@	3		RP21	
TZOUT1+	3		2	VGA TZOUT1+
TZOUT1-	4		1	VGA TZOUT1-
0_0404_4P2R_5% DIS@	3		RP20	
TZOUT2+	3		2	VGA TZOUT2+
TZOUT2-	4		1	VGA TZOUT2-
0_0404_4P2R_5% DIS@	3		RP19	
TZCLK+	3		2	VGA TZCLK+
TZCLK-	4		1	VGA TZCLK-
0_0404_4P2R_5% DIS@	3		RP18	


VGA_LCD_CLK	R97	1	DIS@	2	0	0402	5%	I2CC	SCL
VGA_LCD_DAT	R99	1	DIS@	2	0	0402	5%	I2CC	SDA



2009/04/14 UPDATE





SG For LVDS






Security Classification		Compal Secret Data			Compal Electronics, Inc.			
Issued Date		2009/08/10	Deciphered Date	2010/08/10	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATICS,MB A5511			
					Doc No		Document Number	Rev
					Cust No		401762	C
					Date:		Tuesday, August 18, 2009	Sheet

CRT Connector




Reserved for UMA only

Reserved for DIS only




pull-up 2.2k on PCH side
pull-up 10k on GPU SIDE

Security Classification		Compal Secret Data			Compal Electronics, Inc.			
Issued Date		2009/08/10	Deciphered Date	2010/08/10	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATICS,MB A5511			
					Document Number		Rev	
					401762		C	
					Date		Tuesday, August 18, 2009	




SATA HDD1 Conn.

CL 4.0 mm




SATA ODD Conn.


CL 6.0 mm






Card Reader & MINI CARD x2 (WLAN & TV)



Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title		SCHEMATICS,MB A5511					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev					
								401762		C					
								Date:		Tuesday, August 18, 2009		Sheet		33 of 60	






LAN Connector




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS, MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401762
				Date:	Tuesday, August 18, 2009
				Sheet	35 of 60
				Rev	C



New Card Power Switch



Lid Switch (Hall Effect Switch)





BT







Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATICS, MB A5511		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					401762	C
				Date:	Tuesday, August 18, 2009	Sheet 36 of 60









eSATA



D0	D1	Function
0	0	default; CH0/CH1 ->0dB
0	1	CH0->2.5dB pre-emphasis;CH1->0dB
1	0	CH1->2.5dB pre-emphasis;CH0->0dB
1	1	CH0/CH1->2.5dB pre-emphasis




USB/B & ACER LOGO Backlight Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Custom	401762	Date	Tuesday, August 18, 2009
Sheet	37	of	60	Rev	C

For EC Tools




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A5511	
Size	B	Document Number	401762	Rev	C
Date	Tuesday, August 18, 2009	Sheet	38	of	60



ON/OFF switch






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Rev
				Document Number	C
Date	Tuesday, August 18, 2009	Sheet	40	of	60




HD Audio Codec




Sense Pin	Impedance	Codec Signals
SENSE A	20K	PORT-A (PIN 39, 41)
		PORT-B (PIN 21, 22)
		PORT-C (PIN 23, 24)
SENSE B	39.2K	PORT-E (PIN 32, 34)
	20K	PORT-F (PIN 33, 35)
		PORT-H (PIN 37)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2009/08/10				2010/08/10				SCHEMATICS, MB A5511			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, August 18, 2009				Sheet 41 of 60			




Int. Speaker Conn.




SPDIF Out JACK
LINE Out/Headphone Out



LINE-IN JACK




MIC JACK



Subwoofer Conn.




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATICS,MB A5511			
						Doc Number		Rev	
						401762		C	
Date:		Tuesday, August 18, 2009		Sheet		42		of 60	





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/08/10		Deciphered Date		2010/08/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SCHEMATICS, MB A5511			
				Document Number 401762			
Date Tuesday, August 18, 2009				Sheet 43 of 60			



+5VALW TO +5VS



+3VALW TO +3V(PCH AUX Power)






+3VALW TO +3VS




+1.5V to +1.5VS

Optional, if +1.5VS can combine with +1.5V_1






Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title		SCHEMATICS,MB A5511			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Rev			
										Document Number		Rev	
										401762		C	
										Date		Sheet	
Tuesday, August 18, 2009				44		of		60					


+5VS to +5VSDGPU



+1.5V to +1.5VSDGPU Transfer







+1.8VS to +1.8VSDGPU Transfer




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762	Rev C
				Date:	Tuesday, August 18, 2009	Sheet 45 of 60

DC231000N00 藍色 For DIS
DC231000P00 黃色 For UMA
Footprint
SINGA_2DC-S756B200_3P




Vin Detector			
	Min.	Typ	Max.
H-->L	17.208V	17.212V	17.217V
L-->H	17.879V	17.894V	17.909V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev C
				Customer 401762	
Date: Tuesday, August 18, 2009		Sheet 46 of 60			



PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C




DC040006G00 Main for Arctek
DC040006F00 2nd for SUYIN
Footprint
SUYIN_200275MR007G12MZR_7P



PH2 near main Battery CONN :
BAT. thermal protection at 76 degree C
Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
				Date:	Tuesday, August 18, 2009
				Sheet	47 of 60
				Rev	C



Frequency different	
RT8205C 300KHZ/375KHZ	TPS51125 245KHZ/305KHZ
OCP calculation method different	
RT8205C Rtrip*Itrip/10	TPS51125 (Rtrip*Itrip/9)-24mV
GND pad need add via to ground	
Add pull high resistor to +3VLP on pin13	


+3.3VALWP Ipeak=6.61A ; Imax=4.627A
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
 Vtrip=(10E-06 * 147K)/9-24=194mV
 Ilimit=194mV/18m ~ 194mV/15m
 =10.778A ~ 12.933A
 Iocp=Ilimit+Delta I/2
 =11.148A ~ 13.303A
 Delta I=0.74A (Freq=300KHz)

+5VALWP Ipeak=7.0A ; Imax=4.9A
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
 Vtrip=(10E-06 * 158K)/9-24=151.56mV
 Ilimit=151.56mV/18m ~ 151.56mV/15m
 =8.42A ~ 10.104A
 Iocp=Ilimit+Delta I/2
 =9.195A ~ 10.879A
 Delta I=0.775A (Freq=245KHz)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	401762
				Date: Tuesday, August 18, 2009	Sheet 49 of 60

36,38,44 SYSON

Layout Note:
Place near V5FILT Pin




VFB=0.75V
 $V_o = VFB * (1 + PR101 / PR102) = 1.52V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / Vin + 50ns = 2.4E-7$
 $Freq = 282KHz$
 $Cesr = 15m\ ohm$
 $I_{peak} = 13.00A$ $I_{max} = 9.10A$
 $\Delta I = ((19.5 - 1.5) * (1.5 / 19.5)) / (L * Freq) = 2.728A$
 $V_{trip} = R_{trip} * I_{0uA} = 0.137V$
 $I_{ocp-min} = 16.47A$
 $I_{ocp-max} = 16.60A$
 $I_{ocp} = 16.47 \sim 16.60A$



Layout Note:
Place near V5FILT Pin

VFB=0.75V
 $V_o = VFB * (1 + PR111 / PR112) = 1.05V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / Vin + 50ns = 1.8E-07$
 $Freq = 282KHz$
 $Cesr = 15m\ ohm$
 $I_{peak} = 6.858A$ $I_{max} = 4.8006A$
 $\Delta I = ((19.5 - 1.05) * (1.05 / 19.5)) / (L * Freq) = 2.728A$
 $V_{trip} = R_{trip} * I_{0uA} = 0.0806V$
 $I_{ocp-min} = 9.87A$
 $I_{ocp-max} = 9.94A$
 $I_{ocp} = 9.87 \sim 9.94A$

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/08/10		Deciphered Date		2010/08/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATICS,MB A5511			
						Docu- ment Number		Rev	
						401762		C	
Date		Tuesday, August 18, 2009		Sheet		50		of 60	



VFB=0.75V
 $V_o = VFB * (1 + PR124 / PR125) = 1.8V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 150mV) / Vin + 50ns = 2.4E-7$
Freq=282KHz

Cesr=15m ohm
Ipeak=3.02A Imax=2.114A
 $\Delta I = ((19.5 - 1.5) * (1.5 / 19.5)) / (L * Freq) = 2.232A$
Vtrip=Rtrip*10uA=0.0309V
Iocp-min=4.60A
Iocp-max=4.76A
Iocp=4.60~4.76A

VFB=0.75V
 $V_o = VFB * (1 + PR156 / PR150) = 1.1V$
 $Ton = 19E-12 * Ron * (((2/3) * V_o + 150mV) / Vin) + 50ns = 2.4E-7$
Freq=282KHz

Cesr=15m ohm
Ipeak=4.00A Imax=2.80A
 $\Delta I = ((19.5 - 1.1) * (1.1 / 19.5)) / (L * Freq) = 1.67A$
Vtrip=Rtrip*10uA=0.0665V
Iocp-min=4.06A
Iocp-max=5.83A
Iocp=4.06~5.83A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5511	
				Rev C	
				Document Number	
				Customer	401762
				Date:	Tuesday, August 18, 2009
				Sheet	52 of 60

Layout Note:
Place near high-side MOS Drain
and low-side MOS Source

Layout Note:
Close IC

Layout Note:
Close IC
單獨拉回不搭Pin15

Layout Note:
Close IC

Material Note:
330uF/6 mΩ, number
are 3, Power 1, HW 2


I_{peak}=18.062A I_{max}=12.6434A
Freq.=230KHz
I_{ocp}=20.01~27.39A

Voltage Select	
VID	Vout
High	1.05 V
Low	1.1 V

VTT Rail

Arrandale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401762
				Date	Tuesday, August 18, 2009
				Sheet	53 of 60
				Rev	C



Load Line=1.9mV/A
Vout= 1.075V(Arrandale) 、 0.95V(Clarksfield)
Iccmax=48A(Arrandale) 、 52A(Clarksfield)
IccTDC=32A(Arrandale) 、 40A(Clarksfield)
OCP_typ=60.00A

Layout Note:
PH5 place near Phasel H-MOS

Layout Note:
Place near DC side of
Phasel Choke

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5511
Size	C	Document Number	401762	Rev
Date:	Tuesday, August 18, 2009	Sheet	56	of 60

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	BQ24751A has very low rate crack	Add BQ24751A voltage clamp protection but disable first	0.1	47	Change PR56 from 150 to 0(SD013000080) Disable PD8、PD9、PR57、PR158、PC35、PQ15	2009 05/07	EVT
2	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	56	Change PQ7 to power pack Disable PR236、PC177、PC185、PR262	2009 05/11	EVT
3					Change PR239 from 2.26K to 2.61K(SD000009M80) Change PC179 from 0.47U to 0.047U(SE026473K80)		
4	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.1	54	Change PR256 from 1K to 1.21K(SD000004C00) Delete PR243、PR244、PR257	2009 05/11	EVT
5					Change PR271 from 10.2K to 8.66K(SD034866180) Change PC203 from 0.068U to 0.1U(SE076104KM8)		
6	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	Tune OCP from 15.81A to 18.62A(min) & optimize compensation by control IC vendor suggestion	0.1	53	Change PR283 from 3.01K to 1.69K(SD00000JB80) Disable PR284、PC205	2009 05/11	EVT
7	Tune VDDCI output voltage to 1.1V by HW request	Tune VDDCI output voltage to 1.1V by HW request	0.1	52	Change PR135 from 1.96K to 2.37K(SD034237180) Change PR137 from 49.9K to 90.9K(SD034909280)	2009 05/13	EVT
8	SH16118AM00 is non lead-free part, SH16118AM10 is	SH16118AM00 is non lead-free part, SH16118AM10 is	0.1	50	Change PR156 from 27.4K to 124K(SD034590280)	2009 05/13	EVT
9	Co-lay will cause DRC, but reserve the space	Co-lay will cause DRC, but reserve the space	0.1	56	Change PL7 from SH16118AM00 to SH16118AM10 Delete PL15、PL16	2009 05/14	EVT
10	There is not enough space	Choke change size from 10x10 to 7x7	0.2	52	Change PL17 from SH000007E80 to SH000006I80	2009 05/27	EVT2
11	Tune sequence by HW request and prevent enable abnormally	Tune sequence by HW request and prevent enable abnormally	0.2	51	Change EN net from DGPU_PWR_EN# to VGA_ON Change PR116 from 47K to 22K(SD028220280)	2009 05/27	EVT2
12	Power ON while no CPU will burn out	Power ON while no CPU will burn out	0.2	53	Change Feedback from +1.1VS_VTT to +1.1VS_VTTP	2009 05/27	EVT2
13	PQ7 has very low rate crack	Change PQ7 package to TO-253 DPAK	0.2	48	Change PQ7 from AO4407 to AOD425(SB00000K800)	2009 05/27	EVT2
14	HW request	Don't need this signal	0.2	54	Change PR226 from 10K to 1.91K(SD000009O80) Delete net GFX_CORE_PWRGD	2009 06/01	EVT2
15	Optimize by control IC vendor suggestion	Optimize by control IC vendor suggestion	0.2	56	Change PR256 from 1.21K to 1.1K(SD034110180)	2009 06/01	EVT2
16	To avoid pre-charge can not finish	To avoid pre-charge can not finish	0.2	49	Add PC135 as 1U	2009 06/02	EVT2
17	To avoid 2nd source RT8209B can no power on	To avoid 2nd source RT8209B can no power on	0.2		Change PR94、PR103、PR122、PR151 from 300 to 100(SD000000080) Change PC79、PC88、PC107、PC123 from 1U to 4.7U(SE107475K80)	2009 06/02	EVT2
18	Switch delay time can't over 1mS and OCP has risk	Tune switch delay time to 1mS and OCP to 32.93A(min)	0.2	55	Change PR190 from 3.9K to 6.81K(SD034681180) Change PC151、PC152 from 0.1U to 0.22U(SE095224K80)	2009 06/02	EVT2
19	Tune OCP from 18.62A to 20.01A(min)	Tune OCP from 18.62A to 20.01A(min)	0.2	53	Change PR197 from 68.1K to 60.4K(SD034604280) Change PR135 from 2.37K to 4.02K(SD034402180)	2009 06/02	EVT2
20	Sense from VTTP and CPU both	Sense from VTTP and CPU both	0.2	53	Change PR139 to +1.1VS_VTTP Add PR160 to VTT_SENSE	2009 06/03	EVT2
21	Tune OCP to 16.47A(min) & ripple noise	Tune OCP to 16.47A(min) & ripple noise	0.2	50	Change PR95 from 13.7K to 15.8K(SD034158280) Add PC136	2009 06/08	EVT2
22	Tune Output Voltage to 1.15V(max) for batter performance by HW request	Tune Output Voltage to 1.15V(max) for batter performance by HW request	0.3	55	Change PR196 from 9.76K to 7.32K(SD034732180) Change PR297 from 0 to 10(SD028100A80)	2009 06/17	EVT3
23	Tune CPU transient	Tune CPU transient	0.3	56	Change PC179 from 47nF to 68nF(SE026683K80)	2009 06/17	EVT3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401762
Date:	Tuesday, August 18, 2009	Sheet	57	of	60

Page 2 of 2
for PWR

[illegible]

A1--> A2 Change List

2009/05/26
Page 33 SWAP HDD SATA_DTX_C_PRX_N1/P1
Page 38 Del DPIO42 (GFX_CORE_PWRGD) and ADD ME_EN in GPIO42 to PCH GPIO33 (For enable ME to entry manufactruing mode)
Page 12/37 Del PCH_SATA2_CE# and change PCH_SATA1_CE# for Esata redriver IC enable singal

2009/06/02
Page 30 Reverse JLVDS1 pin 36 and pin 37
Page 39 Reverse JKBL pin defined
Page 12 colay Relatek CLK Gen
Page 39 Follow EMI request,add R486 and C9...
Page 24 switch the net name EC_SMB_DA2 and EC_SMB_CK2

2009/06/03
Page 40 add R490,R491,R493 and R494 for LED brightness
Page 38 change EC pin 75 from GFX_CORE_PWRGD to ME_EN

2009/06/04
change Y1,Y3,Y4,Y10,X1 crystal PCB footprint
Page 45 change R462 to 22k
Page 15 change R315 to 100k

A2--> A3 Change List

2009/06/25
Page 14 R305 pull high to +3VS_Delay
Page 15,24,38 Add ACIN_BUF for PCH/VGA
Page 24 Un-pop R177 (No use external Vbios ROM)
change R28 to 510K (for VGA Power on sequence)
Page5,6,7,44 Reserve INTEL Capella new design schematic
Page 24 SWAP Q57,Q58,Q62 Pin1 and PIN3,
change Q62 to UMA0
Page 38 change PWR_SUSP_LED to U38.84
Page 36,38,39 combine LED fuction to BT_ON#
Page 39 SWAP JP9
Page 40 Add discharge schematic for VGA_ON

A3-->C Change List

2009/07/06
Page 32 Switch the U57 Pin 27 and Pin 49 (IGPU_SELECT# and DGPU_SELECT#)

2009/07/08
Page 24 Add R833,for short +3VS to +3VS_DELAY
Page 25 Add R116 and R225 for Boradway MVREFDA/B and MVREFSA/B
Page 25 Add C473,C474,R265 and R327 for Boradway CLKTESTA/B
Page 27 Add R770 and R771
Page 32 Add R768,R769,R767,R786,R772 and Delete Q62,R793 to verify HDMI HPD
Page 18 Add R333 to pull down GPIO37 and change R293 to UMA00

2009/07/10
change 4.7u 0805 to 4.7u 0603
Page 14 Add R104,R793,R342 and R341 for PEG CLKREQ#
Page 38 update Board ID to 0.4 R364=100K,R365=56K

2009/07/13
Page 25 add R343,R344,R361,R498,R499 and R500 for broadway
Page 7 update 470uF to 330uF(C232, C186, C711, C221, C259 and C196)
Page 39 Update R5 and R6 package from 0402 to 0603...
Page 24 add Q76,C476 and R795 for +3VS_DELAY
Page 24 Switch Q9 and change the +3VS to +3VS_DELAY

C-->Pre-MP Change List

2009/07/17
Page 42 switch MIC1_LFE_L and MIC1_CEN_R

2009/07/28
Page 39 Add Q62 to replace D11
Page 25 Add R502 and R504

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/10	Deciphered Date	2010/08/10	Title	SCHEMATICS,MB A5511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401762
Date: Tuesday, August 18, 2009		Sheet 59 of 60		Rev	C

MODEL NAME: *KBLA0 Power Sequence Block Diagram*
PCB NAME: *LA4811P*
REVISION:
DATE: *2008/12/04*

