

Pamirs UMA Block Diagram



笔记本技术联盟
TPS51120

www.bblianmeng.com

Project code : 91.4S401.001
PCB P/N : 06228
Revision : SB

CLK GEN
ICS9LPRS355AKLFT-GP
3

Intel CPU
Merom 2M/4M SV
FSB:667 or 800 MHz
4, 5, 6

Host BUS
533/667MHz

DDRII
533/667 Slot 0
13

DDRII
533/667 Slot 1
14

DDRII 667 Channel A

DDR II 667 Channel B

Crestline-GM/GML
AGTL+ CPU I/F DDR I/F
INTEGRATED GRAHPICS
LVDS, CRT I/F
7, 8, 9, 10, 11, 12

DMI I/F
100MHz

RGB CRT

LVDS

SVIDEO

PCIE x 16

CRT 15

LCD 16

TVOUT 15

1394 25
SD/SDIO/MMC
MS/MS Pro/xD 24, 25
Ricoh
R5C832
CardReader 24, 25

PCI

INTEL
ICH8-M
10 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
ATA 66/100
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
18, 19, 20, 21

LCI

RJ45
CONN 28

10/100 NIC
Marvell 88E8039 27

USB 2.0

SATA

PATA

LPC Bus

CAMERA 32

BLUE
TOOTH 32

USB x 3 23

HDD 23

ODD 23

TPM
SLB9635TT 34

RJ11
CONN 29
AMOM
MODEM
CX20548
HD AUDIO
CODEC
CX20549-12Z 29
INTERNAL
ARRAY MIC
MIC IN
LINE OUT
SPDIF
OP AMP
APA2031 30

HD Audio

PCIE+USB 2.0

PCIE x 1

PCIE x 1

USB 2.0 x 1

Ricoh
R5538 28

New Card 28

Mini-Card
802.11a/b/g 26

Mini-Card
WWAN 26

Capacity
Button 32

Touch
Pad 32

Int.
KB 32

CIR

Thermal
& Fan
G792 22

Flash ROM
1MB 33

KBC
ENE KB3910SF 31

2CH
SPEAKER

DOCK
CRT MIC IN LINE OUT S/PDIF TVOUT 10/100 Ethernet CIR

INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_AUX_S5

SYSTEM DC/DC
MAX8743

INPUTS	OUTPUTS
DCBATOUT	1D5V_S0 1D8V_S3

SYSTEM DC/DC
ISL6269CRZ

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0

MAXIM CHARGER
MAX8725

INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC
MAX8736ETL

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER

- L1: Signal 1
- L2: GND
- L3: Signal 2
- L4: Signal 3
- L5: VCC
- L6: Signal 4

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Block Diagram
Size A3	Document Number
Date: Wednesday, November 08, 2006	Sheet 1 of 41
Pamirs	SC

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVDTP3	AZ_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIE port config bit1

A16 swap override strap	
PCT_GNT3#	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT0#	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	PCT
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
Integrated VccLAN1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




INTEL CRESTLINE STRAP PIN



CFG Strap	LOW 0	HIGH 1
CFG 5		
CFG 8	DMI X 2	DMI X 4
CFG 9	Low Power PCI Express	Normal
CFG 9	PCI Express Graphics Lane Reversal	Normal Mode(Lanes number in order)
CFG 16	FSB Dynamic ODT	Disabled
CFG 19	DMI Lane Reserved	Enabled
CFG 20	Only PCIE or SDVO is operation	Reserved Lane
CFG 20	Concurrent SDVO/PCIE	PCIE and SDVO are operation simultaneous
SDVO_CTRL_DATA	NO SDVO Card Present	SDVO Card Present

CFG 12	XOR/ALL-Z
CFG 13	
LL(00)	Reserved
LH(01)	XOR Mode Enabled
HL(10)	All Z Mode Enabled
HH(11)	Normal Operation

<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number	Rev
	Pamirs	SC
Date: Wednesday, November 08, 2006	Sheet 2	of 41





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Meron(2/3)-AGTL+/PWR

Size
A3




Document Number


Pamirs


Rev
SC

Date: Friday, December 15, 2006


Sheet 5 of 41







For Crestline : 2.4 Kohm
For Calero : 1.5Kohm



FOR Calero: 255 ohm
Crestline: 1.3k ohm

DO5V_S0


R325 240R2F-L-GP

PEGCOMP trace
width and spacing
is 20/25 mils.

Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHZ 011 = FSB 667MHZ Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default)*
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) 1 = Reverse lane *
CFG20(PCIE/SDVO consurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.

<Core Design>



U16I 9 OF 10

A13	VSS	AW24
A15	VSS	AW29
A17	VSS	AW32
A24	VSS	AW5
AA21	VSS	AW7
AA24	VSS	AY10
AA29	VSS	AY24
AB20	VSS	AY37
AB23	VSS	AY42
AB26	VSS	AY43
AB28	VSS	AY45
AB31	VSS	AY47
AC10	VSS	AY50
AC13	VSS	B10
AC3	VSS	B20
AC39	VSS	B24
AC43	VSS	B29
AC47	VSS	B30
AD1	VSS	B35
AD21	VSS	B38
AD26	VSS	B43
AD29	VSS	B46
AD3	VSS	B5
AD41	VSS	B8
AD45	VSS	BA1
AD49	VSS	BA17
AD5	VSS	BA18
AD50	VSS	BA2
AD8	VSS	BA24
AE10	VSS	BB12
AE14	VSS	BB25
AE6	VSS	BB40
AE20	VSS	BB44
AE23	VSS	BB49
AE24	VSS	BB8
AE31	VSS	BC16
AG2	VSS	BC24
AG38	VSS	BC25
AG43	VSS	BC36
AG47	VSS	BC40
AG50	VSS	J2
AH3	VSS	BC51
AH40	VSS	BD13
AH41	VSS	BD2
AH7	VSS	BD28
AH9	VSS	BD45
AJ11	VSS	BD48
AJ13	VSS	BD5
AJ21	VSS	BE1
AJ24	VSS	BE19
AJ29	VSS	BE23
AJ32	VSS	BE30
AJ43	VSS	BE42
AJ45	VSS	BE51
AJ49	VSS	BE8
AK20	VSS	BF12
AK21	VSS	BF16
AK26	VSS	BF36
AK28	VSS	BG19
AK31	VSS	BG2
AK51	VSS	BG24
AL1	VSS	BG29
AM11	VSS	BG39
AM13	VSS	BG48
AM3	VSS	BG5
AM4	VSS	BG51
AM41	VSS	N14
AM45	VSS	N17
AN1	VSS	NH17
AN38	VSS	NH30
AN39	VSS	NH44
AN43	VSS	NH46
AN5	VSS	NH8
AN7	VSS	NJ11
AP4	VSS	NJ13
AP48	VSS	NJ4
AP50	VSS	NJ42
AR11	VSS	NJ46
AR2	VSS	BK15
AR39	VSS	BK25
AR44	VSS	BK29
AR7	VSS	BK36
AT10	VSS	BK40
AT14	VSS	BK44
AT41	VSS	BK6
AT49	VSS	BK8
AU1	VSS	BL11
AU23	VSS	BL13
AU29	VSS	BL19
AU3	VSS	BL22
AU36	VSS	BL37
AU49	VSS	BL47
AU51	VSS	C12
AV39	VSS	C16
AV48	VSS	C19
AW1	VSS	C28
AW12	VSS	C29
AW16	VSS	C33
	VSS	C36
	VSS	C41

U16J 10 OF 10



C46	VSS	W11
C50	VSS	W39
C7	VSS	W43
D13	VSS	W47
D24	VSS	W5
D3	VSS	W7
D324	VSS	Y13
D39	VSS	Y2
D45	VSS	Y41
D49	VSS	Y45
E10	VSS	Y49
E16	VSS	Y5
E24	VSS	Y50
E28	VSS	Y11
E32	VSS	P29
E47	VSS	T29
F19	VSS	T31
F36	VSS	T33
F4	VSS	R28
F40	VSS	
F50	VSS	
G1	VSS	
G13	VSS	
G16	VSS	AA32
G19	VSS	AB32
G24	VSS	AD32
G28	VSS	AE28
G29	VSS	AE29
G33	VSS	AT27
G42	VSS	AV25
G45	VSS	H50
G48	VSS	
GB44	VSS	
H24	VSS	
H28	VSS	
H4	VSS	
H45	VSS	
J11	VSS	
J16	VSS	
J2	VSS	
J24	VSS	
J28	VSS	
J33	VSS	
J35	VSS	
J39	VSS	
K12	VSS	
K47	VSS	
K8	VSS	
L1	VSS	
L17	VSS	
L20	VSS	
L24	VSS	
L28	VSS	
L3	VSS	
L33	VSS	
L49	VSS	
M28	VSS	
M42	VSS	
M46	VSS	
M49	VSS	
M5	VSS	
M50	VSS	
M9	VSS	
N11	VSS	
N14	VSS	
N17	VSS	
N29	VSS	
N32	VSS	
N36	VSS	
N39	VSS	
N44	VSS	
N49	VSS	
N7	VSS	
P19	VSS	
P2	VSS	
P23	VSS	
P3	VSS	
PS17	VSS	
PS0	VSS	
R49	VSS	
T39	VSS	
T43	VSS	
T47	VSS	
U41	VSS	
U46	VSS	
U50	VSS	
V2	VSS	
V3	VSS	

VSS








<Core Design>

Title		Wistron Corporation	
Size		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
A3		CRESTLINE(6/6)-PWR/GND	
Date: Monday, December 18, 2006		Pamirs	
Sheet 12		Rev SC	
of 41			




DDR A D0	5	D00
DDR A D1	7	D01
DDR A D2	17	D02
DDR A D3	19	D03
DDR A D4	12	D04
DDR A D5	4	D05
DDR A D6	14	D06
DDR A D7	16	D07
DDR A D8	23	D08
DDR A D9	25	D09
DDR A D10	25	D10
DDR A D11	37	D11
DDR A D12	37	D12
DDR A D13	22	D13
DDR A D14	38	D14
DDR A D15	38	D15
DDR A D16	43	D16
DDR A D17	47	D17
DDR A D18	55	D18
DDR A D19	57	D19
DDR A D20	44	D20
DDR A D21	46	D21
DDR A D22	56	D22
DDR A D23	58	D23
DDR A D24	61	D24
DDR A D25	63	D25
DDR A D26	63	D26
DDR A D27	75	D27
DDR A D28	62	D28
DDR A D29	64	D29
DDR A D30	74	D30
DDR A D31	76	D31
DDR A D32	123	D32
DDR A D33	125	D33
DDR A D34	134	D34
DDR A D35	137	D35
DDR A D36	124	D36
DDR A D37	124	D37
DDR A D38	134	D38
DDR A D39	136	D39
DDR A D40	141	D40
DDR A D41	161	D41
DDR A D42	151	D42
DDR A D43	153	D43
DDR A D44	142	D44
DDR A D45	142	D45
DDR A D46	152	D46
DDR A D47	154	D47
DDR A D48	148	D48
DDR A D49	159	D49
DDR A D50	173	D50
DDR A D51	175	D51
DDR A D52	175	D52
DDR A D53	160	D53
DDR A D54	174	D54
DDR A D55	165	D55
DDR A D56	179	D56
DDR A D57	181	D57
DDR A D58	189	D58
DDR A D59	180	D59
DDR A D60	182	D60
DDR A D61	182	D61
DDR A D62	182	D62
DDR A D63	194	D63






CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



TV OUT CONN



Place this 2 resistors
close to the TV-out
connector









<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT/TV Connector			
Size	Document Number	Rev	
A3	Pamirs	SC	
Date: Friday, December 15, 2006		Sheet 15 of 41	

LED / INVERTER INTERFACE

LCD/INV CONN





Hsync & Vsync level shift

5V_S0

C25
SCD1U16V2ZY-2GP

DOCK_IN# 31

9,15 GMCH_HSYNC >>>

HSYNC 5 1

U5C
TSAHCT125PW-GP

DOCK_IN#

9,15 GMCH_VSYNC >>>

VSYNC 5 1

U5D
TSAHCT125PW-GP

RN3
SRN33J-5-GP-U

DOCK_HS
DOCK_VS







29 CIR >>>

CIR_PR >>>

R590
OR23J-2-GP

R598
OR23J-2-GP


CIR_SENSE 31





S0 = 4V
S3 = 2.5V
S5 = 0V

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Board to board conn/ Docking		
Size A3	Document Number Pamirs	Rev SC
Date: Friday, December 15, 2006	Sheet 17	of 41












SATA HD Connector




CD-ROM CONNECTOR



USB PORT





<Core Design>





Mini Card Connector

Mini Card Connector 1(WWAN)




Mini Card Connector 2(802.11a/b/g)




<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title MINI CARD CONN.	
Size A3	Document Number Pamirs
Date: Tuesday, December 19, 2006	Sheet 26 of 41
Rev SC	













[illegible]

- ```
PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW
```











# CAMERA

## Internal KeyBoard Connector







31 KROW[1..8] <<< <<<  
31 KCOL[1..16] <<< <<<

Keyboard matrix ( from vendor )


|            | US | Eur | Jap |
|------------|----|-----|-----|
| MATRIXID1# | 0  | 1   | 0   |
| MATRIXID2# | 0  | 0   | 1   |



## TouchPad Connector



## TOUCH-PAD SWITCH





# Blue thumb

(3.93V)





11/09

12/4




## Close to CN8

0717Change from S5




## CAPACITY BUTTON




<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title         |                            |                |
|---------------|----------------------------|----------------|
| KeyBoard-CONN |                            |                |
| Size          | Document Number            | Rev            |
| A3            |                            |                |
| Date:         | Tuesday, December 19, 2006 | Sheet 32 of 41 |





TOP VIEW




(BOTTOM VIEW)

Boot Device must have ID[3:0] = 0000  
Has internal pull-down resistors  
All may be left floated  
FPET7 Elec. P3-46



GOLDEN FINGER FOR DEBUG BOARD




POWER SWITCH




WIRELESS SWITCH




**5V\_AUX\_S5 TO 5V\_S5**




## TPM 1.2



## Run Power




## Finger Printer




**<Core Design>**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                 |             |           |
|---------------------------------|-----------------|-------------|-----------|
| Title                           |                 |             |           |
| <b>PWRPLANE&amp;RESETLOGIC</b>  |                 |             |           |
| Size<br>A3                      | Document Number |             | Rev       |
|                                 | <b>Pamirs</b>   |             | <b>SC</b> |
| Date: Monday, December 18, 2006 |                 | Sheet 34 of | 41        |





|         | GND                  | VREF2                | FLOAT                | V5FILT               |
|---------|----------------------|----------------------|----------------------|----------------------|
| SKIPSEL | AUTOSKIP             | AUTOSKIP /FAULTS OFF | PWM                  | PWM                  |
| COMP    | N/A                  | N/A                  | CURRENT MODE         | D-Cap MODE           |
| TONSEL  | 380k/CH1<br>590k/CH2 | 290k/CH1<br>440k/CH2 | 220k/CH1<br>330k/CH2 | 180k/CH1<br>280k/CH2 |
| VFB1    | N/A                  | not use              | ADJ.                 | 5V Fixed Output      |
| VFB2    | N/A                  | not use              | ADJ.                 | 3.3V Fixed Output    |
| EN1,EN2 | switcher OFF         | not use              | Switchchr ON         | Switcher ON          |
| EN3,EN5 | LDO OFF              | not use              | LDO ON               | VREG3 on             |

**Vout=1V\* (R1+R2) /R2**

For TPS51120,  
Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

$I_{ocp}=7.0*2=14A$   
 $R_{ds,on}=17m\ ohm$   
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$   
 $V_{ILIM}=V_{cs1}/0.1=2.38V$

$I_{ocp}=7.0*2=14A$   
 $R_{ds,on}=17m\ ohm$   
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$   
 $V_{ILIM2}=V_{cs2}/0.1=2.38V$



Voutsetting=1.820V

$V_{out}=V_{fb}*(1+(R1/R2))$   
Where  $V_{fb}=1.0V$ ,  $R2=10Kohm$

Voutsetting=1.511V

| Ton  | Frequency (Out1)KHz | Frequency (Out2)KHz |
|------|---------------------|---------------------|
| AGND | 620                 | 460                 |
| REF  | 485                 | 355                 |
| OPEN | 345                 | 255                 |
| VCC  | 235                 | 170                 |

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

1D8V\_S3/1D5V\_S0

Size A3

Document Number

Pamirs

Rev

SC

Date: Friday, December 15, 2006

Sheet 37 of 41

