

Intel BayTrail-D Platform

Date : 2013/12/27
Version 1.0


Compal Confidential

ZAA00(C260) LA-B001P Schematics Document

Intel BayTrail-D Platform
AIO M/B

REV: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/03	Deciphered Date	2014/01/03	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019RF	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet 1 of 48	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
Date:		Tuesday, March 25, 2014		Sheet	2 of 48

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
VIN	19V Adapter power supply	ON	ON	ON
BATT+	12V Battery power supply	ON	ON	ON
B+	AC or battery power rail for power circuit. (19V/12V)	ON	ON	ON
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.0VALW	+1.0v Always power rail	ON	ON	ON
+1.8VALW	+1.8v Always power rail	ON	ON	ON
+3VALW	+3.3v Always power rail	ON	ON	ON
+5VALW	+5.0v Always power rail	ON	ON	ON
+1.35V	+1.35V power rail for DDR3L	ON	ON	OFF
+SOC_VCC	Core voltage for SOC	ON	OFF	OFF
+SOC_VNN	GFX voltage for SOC	ON	OFF	OFF
+0.675VS	+0.675V power rail for DDR3L Terminator	ON	OFF	OFF
+1.0VS	+1.0v system power rail	ON	OFF	OFF
+1.05VS	+1.05v system power rail	ON	OFF	OFF
+1.35VS	+1.35v system power rail	ON	OFF	OFF
+1.5VS	+1.5v system power rail	ON	OFF	OFF
+1.8VS	+1.8v system power rail	ON	OFF	OFF
+3VS	+3.3v system power rail	ON	OFF	OFF
+5VS	+5.0v system power rail	ON	OFF	OFF
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

EC SM Bus1 address		EC SM Bus2 address	
Device	Address	Device	Address
Smart Battery	0001 011X b		

SOC SM Bus address	
Device	Address
SO-DIMM A (JDIMM1)	A0h
SO-DIMM B (JDIMM2)	A2h

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
R280	100K +/- 5%			
Board ID	R281	V_{AD_BID} min	V_{AD_BID} typ	V_{AD_BID} max
0.1	0	0 V	0 V	0 V
0.2	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
0.3	18K +/- 5%	0.436 V	0.503 V	0.538 V
1.0	33K +/- 5%	0.712 V	0.819 V	0.875 V
	56K +/- 5%	1.036 V	1.185 V	1.264 V
	100K +/- 5%	1.453 V	1.650 V	1.759 V
	200K +/- 5%	1.935 V	2.200 V	2.341 V
	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0.1	R281=0 Ohm; R280 open
0.2	R281=8.2K Ohm; R280 100K Ohm
0.3	R281=18K Ohm; R280 100K Ohm
1.0	R281=33K Ohm; R280 100K Ohm

UMA/DIS ID Table

	0(DIS)	1(UMA)	
AD_PID1	R297=10K Ohm; R298 open	R297 open; R298=10K Ohm	
UD	R330 = 10K Ohm; R299 open	R330 open; R299 10K Ohm	

BOM Option Table(Config)


[illegible]

43 level BOM table

43 Level	Description	BOM Structure
4319RF38L01-20	ZAA00	None Touch SKU
4319RF38L30-50	ZAA20	Touch SKU

Security Classification	Compal Secret Data			Compal Electronics, Inc. Notes List		
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Date: Tuesday, March 25, 2014	Sheet 3 of 48	

Power ON



T0: +RTCVCC stable to RTCRST# high > 9ms
T1: VR ramp up time from 10% to 90% voltage level < 2ms
T2 :Rail to subsequent rail turn on delay < 2ms
T3 :+VALWAS stable to EC_RSMRST# high > 10ms
T4 :+VS rails stable to PMC_CORE_PWROK > TBD

NOTE:

1. T1 and T2 are recommended time for all the VR rails unless specified otherwise. The VR ramp up time T2 and subsequent rail delay T3 are put in place to avoid inrush current which may be caused by multiple loads turning on simultaneously or fast charging of VR output decoupling.

2. Platform devices other than SOC sequencing are not explicitly shown as they are not limited by the SOC sequencing requirement.

File: Power Sequence		Compal Secret Data		Compal Electronics, Inc.	
Security Classification				Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Power Sequence	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				Date: Tuesday, March 25, 2014	Rev 1.0
				Sheet 4 of 48	


PCB


ZZZ1

LA-B001P
DAZ14000101
PCB@













Channel A Only

Channel B open








Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Compal Electronics, Inc. BayTrail-D SATA/PCI-E/HDA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet	7 of 48




Security Classification		Compal Secret Data		Title	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Compal Electronics, Inc.	
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of the department except as authorized by Compal Electronics, Inc. neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.		Document Number		Rev 1.0	
Date		Tuesday, March 25, 2014		Page 8 of 48	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	BayTrail-D GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014		Sheet 12 of 48			
























XDP-SFF-26Pin




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BayTrail-D Debug	
				Document Number	Rev
				Date: Tuesday, March 25, 2014	Sheet 13 of 48





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title DDR3L DIMMA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.
				Date: Tuesday, March 25, 2014	Sheet 14 of 48	



Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	HP-OUT (PIN 32,33)
	20K	MIC1 (PIN 21, 22)



VRAM Interface




Mode D Address	DATA Bus	
Address	0...31	32...63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_L
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

* A15 is not required for any x16 device, even up to 4Gb density


* A15 is only needed if we support x8 configurations, and only at 4Gb


Place close to the first T point

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	N13M VRAM Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019RF	1
				Date:	Tuesday, March 25, 2014	Sheet 17 of 48






RANK 0 [31...0]
VRAM DDR3 Chips



<17> MDA[31..0]



Place close to the first T point




Place close to RANK0 VRAM





RANK 0 [63...32]
VRAM DDR3 Chips

<17> MDA[63..32] MDA[63..32]



Place close to the first T point








DIS only

<18> VGA_HDMI_CLK+	VGA HDMI CLK+	DIS H@260	1	2	0.1U 0402 10V7K	HDMI C CLK+
<18> VGA_HDMI_CLK-	VGA HDMI CLK-	DIS H@261	1	2	0.1U 0402 10V7K	HDMI C CLK-
<18> VGA_HDMI_TX0+	VGA HDMI TX0+	DIS H@262	1	2	0.1U 0402 10V7K	HDMI C TX0+
<18> VGA_HDMI_TX0-	VGA HDMI TX0-	DIS H@263	1	2	0.1U 0402 10V7K	HDMI C TX0-
<18> VGA_HDMI_TX1+	VGA HDMI TX1+	DIS H@264	1	2	0.1U 0402 10V7K	HDMI C TX1+
<18> VGA_HDMI_TX1-	VGA HDMI TX1-	DIS H@265	1	2	0.1U 0402 10V7K	HDMI C TX1-
<18> VGA_HDMI_TX2+	VGA HDMI TX2+	DIS H@267	1	2	0.1U 0402 10V7K	HDMI C TX2+
<18> VGA_HDMI_TX2-	VGA HDMI TX2-	DIS H@268	1	2	0.1U 0402 10V7K	HDMI C TX2-




UMA only

<6> HDMI_P2	UMA H@C274	2	1	.1U 0402 16V7K	HDMI C TX2+
<6> HDMI_N2	UMA H@C273	2	1	.1U 0402 16V7K	HDMI C TX2-
<6> HDMI_P0	UMA H@C271	2	1	.1U 0402 16V7K	HDMI C TX0+
<6> HDMI_N0	UMA H@C270	2	1	.1U 0402 16V7K	HDMI C TX0-
<6> HDMI_CLKN	UMA H@C275	2	1	.1U 0402 16V7K	HDMI C CLK-
<6> HDMI_CLKP	UMA H@C276	2	1	.1U 0402 16V7K	HDMI C CLK+
<6> HDMI_N1	UMA H@C269	2	1	.1U 0402 16V7K	HDMI C TX1-
<6> HDMI_P1	UMA H@C272	2	1	.1U 0402 16V7K	HDMI C TX1+


Verify Value







HDMI connector



Single MOS



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/04/12				Deciphered Date			
2013/04/12				2014/04/12				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN.				Document Number			
Date:				Tuesday, March 25, 2014				Sheet			
24				of				48			
Rev				1.0							



Power Consumption:

Pin 22 (PVCC) < 50 mA
Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)




Pin5 (DPV33) < 20mA

Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)

Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)


Pin 43 (VCCK) < 50mA

Pin 11 (DPV12) < 100mA






		Pin 47	
		0	1
Pin 48	0	X	EP Mode EP pop
	1	ROM	EEPROM

RTD2136R
S IC RTD2136R-CG QFN 48P DP/LVDS CTRL




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	RJ45 / Speaker conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014				Sheet 27	of 48

For Wireless LAN






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	Mini PCIE(WLAN)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date: Tuesday, March 25, 2014	Sheet 28 of 48

SATA HDD Conn.









SATA ODD Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date:	Tuesday, March 25, 2014
				Sheet	29 of 48


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	USB3.0 Conn & Hub
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Rev 1.
				Document Number	
Date: Tuesday, March 25, 2014				Sheet	30 of 48









Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/04/12				Deciphered Date			
2013/04/12				2014/04/12				Title			
2014/04/12				2014/04/12				USB Cardreader			
Date				Tuesday, March 25, 2014				Sheet 34 of 48			
Rev				1.0				Document Number			
1.0				1.0				T-SOL_143-2300302602_RV			


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

[illegible]

Normal Platform (Not support M-STATE and Deep Sleep)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	DC DC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date: Tuesday, March 25, 2014		Sheet 36 of 48			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/05	Deciphered Date	2014/08/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019RF	1.0
Date: Tuesday, March 25, 2014				Sheet	37 of 48

Module model information

RT8243A_V1.mdd

ENLDO (V)	ENM (V)	ENTRIP1 (V)	ENTRIP2 (V)	LD05	LD03	+5VALW	+3VALW
Low	Low	X	X	Off	Off	Off	Off
">1.6V" =>High	Low	X	X	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	Off	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	On	On	On	Off	On
">1.6V" =>High	">2.3V" =>High	On	On	On	On	On	On
">1.6V" =>High	">2.3V" =>High	On	Off	On	On	On	Off

ENTRIPx adjustment range: 0.5V~3V,
floating or over 4.5V will shutdown channel.



ENLDO threshold ON: 1.2min 1.6typ 2max
OFF: 0.9min 0.95typ 1max
B+ threshold ON: 5.19min 6.92typ 8.65max
OFF: 3.89min 4.11typ 4.33max
VIN rising threshold: 5.1typ 5.5max
falling threshold: 3.5min 4.5max

+V_3.3VP
Ipeak=6A; Imax=3.1A; Iocp(set)>=10A
Fsw=300K
Rds H/S --> typ:24 mohm ; max: 30 mohm
L/S --> typ: 13.5 mohm ; max: 16.5 mohm
Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=2.22A
LIR=Delta IL/Ipeak=0.37
L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=3.3uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=379.53uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.1uF

5V=321KHz 3V=375KHz (Vin=12 ~ 25v)
(By Rton= 68K ohm)

+V_5VP
Ipeak=6A ; Imax=4.9A, Iocp(set)>=10A
Fsw=321K,
Rds H/S --> typ:24 mohm ; max: 30 mohm
L/S --> typ: 13.5 mohm ; max: 16.5 mohm
Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=3.54A
LIR=Delta IL/Ipeak=0.59
L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=3.3uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=197.26uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=1.75uF


Security Classification	Compal Secret Data			3VALW/5VALW		
Issued Date	2013/08/15	Deciphered Date	2014/08/31	Title	ZAA00 MB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	Rev
				Date	Tuesday, March 25, 2014	Sheet 38 of 48

+1.05VSP
 $V_{in} = 3.3V$
 $I_{in} = 4.05 * 1.05 / 0.85 / 3.3$
 $= 1.52A$

+1.05VSP

4*4*2
 $I_{sat}: 9A$
 $DCR: 29m \Omega (Max)$

1.52A



$$V_{out} = V_{fb} * [1 + (R_t / R_b)]$$

$$= 0.6 * [1 + (15K / 20K)]$$

$$= 1.05V$$


+1.05VSP
 $I_{peak} = 4.05A$; $CL(min) \geq 4.4A$; $F_{sw} = 1MHz$
 $\Delta IL = [(V_{in} - V_o) / L] * [(V_{in} / V_{out}) * T] = 0.716A$
 $LIR = \Delta IL / I_{peak} = 0.177$
 $L = V_{out} [1 - (V_{out} / V_{in})] / LIR * I_{out} * F_{sw} = 1.0uH$
 $CINBULK = I_{Load} * V_{out} * (V_{in} - V_{out}) / (F_{sw} * V_{in}^2 * VINPP) = 2.66uF$

+1.0VALWP
 $V_{in} = 3.3V$
 $I_{in} = 3.4 * 1 / 0.85 / 3.3$
 $= 1.22A$

+1.0VALWP

4*4*2
 $I_{sat}: 9A$
 $DCR: 29m \Omega (Max)$

1.22A



$$V_{out} = V_{fb} * [1 + (R_t / R_b)]$$

$$= 0.6 * [1 + (9.76K / 14.7K)]$$

$$= 1V$$


+1VALWP
 $I_{peak} = 3.4A$; $CL(min) \geq 4.4A$; $F_{sw} = 1MHz$
 $\Delta IL = [(V_{in} - V_o) / L] * [(V_{in} / V_{out}) * T] = 0.697A$
 $LIR = \Delta IL / I_{peak} = 0.205$
 $L = V_{out} [1 - (V_{out} / V_{in})] / LIR * I_{out} * F_{sw} = 1.0uH$
 $CINBULK = I_{Load} * V_{out} * (V_{in} - V_{out}) / (F_{sw} * V_{in}^2 * VINPP) = 2.18uF$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/12	Deciphered Date	2014/08/12	Title	+1.05VSP / +1.0VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	4019RF
				Date	Tuesday, March 25, 2014
				Sheet	40 of 48
				Rev	1.0

$$\begin{aligned} V_{out} &= V_{fb} * [1 + (R_t/R_b)] \\ &= 0.8 * [1 + (20K/16K)] \\ &= 1.8V \end{aligned}$$

+1.8VALWP
Ipeak=0.365A ;
Iocp>=3.1A


RT9042:
Quiescent Current (GND Current)
IQ(typ)=0.6mA, IQ(max)=1.2mA
PD =(Vin-Vout)*Iout + Vin*IQ =0.551W
θ JA= 75°C/W*0.551=41.35°C




$$\begin{aligned} V_{out} &= V_{fb} * [1 + (R_t/R_b)] \\ &= 0.8 * [1 + (14K/16K)] \\ &= 1.5V \end{aligned}$$

+1.5VSP
Ipeak=0.072A
Iocp>=3.1A

RT9042:
Quiescent Current (GND Current)
IQ(typ)=0.6mA, IQ(max)=1.2mA
PD =(Vin-Vout)*Iout + Vin*IQ =0.133W
θ JA= 75°C/W*0.551=10.01°C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/08/15	Deciphered Date	2014/08/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019RF	1.0
				Date: Tuesday, March 25, 2014	Sheet 41 of 48



$V_{FB}=0.8V$
 $V_o=0.8(1+R_t/R_b)=0.8(1+14k/1k)=12V$
 $CL(min)=8A; CL(min)=10A; CL(min)=12A$

+12VSP
Ipeak=2.5A; Fsw=600KHz
 $\Delta IL=[(V_{in}-V_o)/L]*[(V_{in}/V_{out})*T]=1.702A$
 $LIR=\Delta IL/I_{peak}=0.851$
 $L=V_{out}[1-(V_{out}/V_{in})]/LIR*I_{out}*F_{sw}=4.7uH$
 $CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=2.59uF$



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/04/27				Deciphered Date			
2012/04/27				2013/04/27				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- 12VSP				Document Number			
				4019RF				Rev			
				1.0				Date: Tuesday, March 25, 2014			
				Sheet 42 of 48							




OCP:
+S0_C_VCC: 18A
+SOC_VNN: 21A
OTP:
VR_HOT at 110 deg.
VR_ALERT at 107 deg

+SOC_VCC:
Ipeak=12A; Fsw=450KHz; Vboot=1.1V
Iocp>=18A
Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=10.5A
LIR=Delta IL/Ipeak=0.875
L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=0.22uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=1339.17uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.69uF

+SOC_VNN:
Ipeak=14A; Fsw=450KHz; Vboot=1.1V
Iocp>=21A
Delta IL=[(Vin-Vo)/L]*[(Vin/Vout)*T]=10.5A
LIR=Delta IL/Ipeak=0.75
L=Vout[1-(Vout/Vin)]/LIR*Iout*Fsw=0.22uH
Cout=[L*(Iout+DeltaIL/2)^2]/[(Vout+Delta V)^2-Vout^2]
=1667.7uF
CINBULK=Iload*Vout*(Vin-Vout)/(Fsw*Vin^2*VINPP)=0.81uF



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/04/12				Deciphered Date			
2013/04/12				2014/04/12				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU Capacitor				Document Number			
				4019RF				Rev			
				1.0				Date			
				Tuesday, March 25, 2014				Sheet			
				44				of			
				48							



$I_{peak}=5.5A$, $I_{max}=3.84A$, $F_{sw}=1400KHz$
 $CL(min)=7A$, $CL(yp)=9A$
 $\Delta IL=[(V_{in}-V_o)/L]*[(V_{in}/V_{out})*T]=0.75A$
 $LIR=\Delta IL/I_{peak}=0.136$
 $L=V_{out}[1-(V_{out}/V_{in})]/LIR*I_{out}*F_{sw}=1.0\mu H$
 $CINBULK=I_{Load}*V_{out}*(V_{in}-V_{out})/(F_{sw}*V_{in}^2*VINPP)=1.65\mu F$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/01	Deciphered Date	2013/12/31	Title	PWR-VRAM_1.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019RF
				Date:	Tuesday, March 25, 2014
				Sheet	46 of 48
				Rev	1.0

POWER PIR (Product Improve Record)


ZAA00 LA-XXXX SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1
GERBER-OUT DATE: 2013/08/xx

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2013/08/12	43	PR814, PR833 change to 0402	module layout

NO	DATE	PAGE	MODIFICATION LIST(DVT)	PURPOSE
2	2013/09/14	39	change PR311 to 10K and pull high to +1.35V	design change
3	2013/09/17	43	change PC829 and PC817 to 0603 size	meet C38 MB design guide
4	2013/09/23	39	change PR306=12K, PR308=15K	meet voltage level
5	2013/09/23	44	add PC671,PC672,PC673,PC674,PC675,PC676, reserve PC677,PC678, PC679,PC646	meet Intel spec
6	2013/09/23	38	change PR418=12K, PR424=10K, PC417=un-pop	meet C38 MB design guide, light load Switching freq. >22KHz
7	2013/09/24	43	change PR807=324, PC815=0.022uF, PR839=274, PR837=100,PC830=1000pF, PL803=0.36uF, PL804=0.36uF, PC819= un-pop	meet Intel spec
8	2013/09/26	40,41	change PR403=20K, PR515=36K, PC406=0.1uF, PC510=0.1uF	meet Power sequence
9	2013/10/04	43	change PR802=100, PC805=220pF, PC812=1000pF	meet Intel spec
10	2013/10/04	37	change PC34=0.22uF, PC33=0.022uF	meet inrush spec
11	2013/10/08	46	change PC504=47uF, PC521=47uF, PC522=47uF, PR507=30k	meet Vram spec
12	2013/10/09	39	PC310=SGA00008S00	meet design spec

NO	DATE	PAGE	MODIFICATION LIST(PVT)	PURPOSE
13	2013/10/14	46	add PC517=1000pF	meet Vram spec
14	2013/10/29	43	1. Change the PC831 from 68pF to 120pF. 2. Change the PC834 from 150pF to 1000pF. 3. Change the PR838 from 649 Ohm to 2kOhm. 4. Change the PC804 from 68pF to 120pF. 5. Change the PC807 from 150pF to 1000pF. 6. Change the PR803 from 649 Ohm to 2kOhm.	solve can't boot issue
15	2013/11/12	38	1.PR418=120K 2.P424=100K	reduce current sink
16	2013/11/13	44	PC644,PC645,PC646,PC656= 22uF(0603 size) PU801= ISL95833B(SA000071G00)	meet Intel spec
17	2013/11/18	38,39	PR425=10K PR306=11.8K	HW request
18	2013/11/21	38	PC839, PC840=0.1uF	EMC request

NO	DATE	PAGE	MODIFICATION LIST(Pre MP)	PURPOSE
1	2013/12/20	ALL	Change to short pad PR171,PR819 PR2,PR168,PR177,PR178,PR179, PR182,PR183,PR184,PR186,PR188, PR189,PR203,PR309,PR502,PR504, PR822,PR821,PR408	cost down



www.s-manuals.com