


VFKTA

Rosetta 10FTG


LA-9861P REV 1.0 Schematic

Intel Processor (Ivy Bridge/Sandy Bridge)+
PCH(Panther Point)
2013-02-19 Rev 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VFKTA	Rev 1.0
				Date	Monday, March 11, 2013	Sheet 1 of 56



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Block Diagram					
						Document Number				Rev	
						VFKTA				1.0	
Date:		Monday, March 11, 2013				Sheet		2 of 56			



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	Power Tree
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date	Monday, March 11, 2013	ISheet	3	of	81

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	WLAN/WIMAX		

EC SM Bus1 Address

EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
+3VL	Smart Charger	12 H	0001 0010 b	+3VS	NVIDIA GPU	9E H	1001 1010 b
+3VL	USB S&C 14640	35 H	0011 0101 b	+3VS	G-Sensor	40 H	0100 0000 b

BTO Option Table

Function	CPU					
description	IVB i7 3537U	IVB i5 3337U	IVB i3 3227U	IVB i3 2375M	IVB P 2117U	IVB C 847
explain	IVB i7 3537U	IVB i5 3337U	IVB i3 3227U	IVB i3 2375M	IVB P 2117U	IVB C 847
BTO	CPUI73537UR1@	CPUI53337UR1@	CPUI33227UR1@	CPUI32375MR1@	CPUP2117UR1@	CPUC847R1@
	CPUI73537UR3@	CPUI53337UR3@	CPUI33227UR3@	CPUI32375MR3@	CPUP2117UR3@	CPUC847R3@

Function	SKU	PCH		GPU		VRAM	EC	
description	Optimus	Panther Point		N14M-GL	N14P-GV2	Dual Rank	EC	
explain	Optimus	HM76	HM70	N14M-GL	N14P-GV2	Dual Rank	KB9012	NPCE885N
BTO	OPT@	HM76R1@	HM70R1@	N14MGL@	N14PGV2@	DRANK@	9012@	885@
		HM76R3@	HM70R3@	N14MGLR1@ N14MGLR3@	N14PGV2R1@ N14PGV2R3@			


Function	LVDS-eDP		Camera & Mic	USB S&C		CRT		Touch Screen
description	LVDS-eDP		Camera & Mic	14640	14641	CRT		Touch Screen
explain	LVDS	eDP	Camera & Mic	14640	14641	w/ CRT		Touch Screen
BTO	LVDS@	IEDP@	CAM_EMI@	14640@	14641@	CRT@	CRT_EMI@	TOUCH_EMI@

Function	WOWL		G-SENSOR	ZPODD		GCLK		VRAM SKU for GV2
description	WOWL		G-SENSOR	ZPODD		GCLK	non-GCLK	Single Rank
explain	w/	w/o	G-SENSOR	w/	w/o	GCLK	non-GCLK	Single Rank
BTO	WOWL@	NOWOWL@	GSENSOR@	ZPODD@	NONZP@	GCLK@	NOGCLK@	GVSR@



Function	Sleep & Music		KB Light	EMI/ESD part	
description	Sleep & Music		KB Light	EMI/ESD part	
explain	w/ S&M	w/o S&M	KB Light	EMI/ESD part	
BTO	269@	259@	KBL@	EMI@	ESD@

STATE	SIGNAL		
	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1 (Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW






Security Classification		Compal Secret Data				Compal Electronics, Inc.								
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									Notes List					
									Document Number			Rev		
									Custom			1.0		
									Date: Monday, March 11, 2013			Sheet 4 of 56		




by ESD request and place near CPU



Please place near JCPU




by ESD request and place near CPU




Routed as a single daisy chain

Buffered Rest to CPU




XDP Connector

FAN Control Circuit



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2012/04/19		Deciphered Date		2015/04/19		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Ivy Bridge_JTAG/XDP/FAN			
						Document Number		Rev	
						VFKTA		1.0	
Date: Monday, March 11, 2013						Sheet		5 of 56	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE DIVISION. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

POWER

UC1G
29A
AA46 VAXG[1]
AB47 VAXG[2]
AB50 VAXG[3]
AB51 VAXG[4]
AB52 VAXG[5]
AB53 VAXG[6]
AB55 VAXG[7]
AB56 VAXG[8]
AB58 VAXG[9]
AC51 VAXG[10]
AD47 VAXG[11]
AD48 VAXG[12]
AD50 VAXG[13]
AD51 VAXG[14]
AD52 VAXG[15]
AD53 VAXG[16]
AD55 VAXG[17]
AD56 VAXG[18]
AD58 VAXG[19]
AD59 VAXG[20]
AE46 VAXG[22]
N45 VAXG[23]
P47 VAXG[24]
P48 VAXG[25]
P50 VAXG[26]
P51 VAXG[27]
P52 VAXG[28]
P53 VAXG[29]
P55 VAXG[30]
P56 VAXG[31]
T48 VAXG[32]
T58 VAXG[33]
T59 VAXG[34]
T61 VAXG[35]
U46 VAXG[36]
V47 VAXG[37]
V48 VAXG[38]
V50 VAXG[39]
V51 VAXG[40]
V52 VAXG[41]
V53 VAXG[42]
V55 VAXG[43]
V56 VAXG[44]
V58 VAXG[45]
V59 VAXG[46]
W50 VAXG[47]
W51 VAXG[48]
W52 VAXG[49]
W53 VAXG[50]
W55 VAXG[51]
W56 VAXG[52]
W61 VAXG[53]
Y48 VAXG[54]
Y61 VAXG[55]
Y61 VAXG[56]

DDR3 - 1.5V RAILS

GRAPHICS

QUIET RAILS

SENSE LINES

SA RAIL

VCCSA VID lines

IVY-BRIDGE_BGA1023

CPU@

<BOM>

VREF

5A

1mA

1.8V RAIL

1.2A

6A

VCCSA_VID0

VCCSA_VID1

VCCSA_VID2

VCCSA_VID3

VCCSA_VID4

VCCSA_VID5

VCCSA_VID6

VCCSA_VID7

VCCSA_VID8

VCCSA_VID9

VCCSA_VID10

VCCSA_VID11

VCCSA_VID12

VCCSA_VID13

VCCSA_VID14

VCCSA_VID15

VCCSA_VID16

VCCSA_VID17

VCCSA_VID18

VCCSA_VID19

VCCSA_VID20

VCCSA_VID21

VCCSA_VID22

VCCSA_VID23

VCCSA_VID24

VCCSA_VID25

VCCSA_VID26

VCCSA_VID27

VCCSA_VID28

VCCSA_VID29

VCCSA_VID30

VCCSA_VID31

VCCSA_VID32

VCCSA_VID33

VCCSA_VID34

VCCSA_VID35

VCCSA_VID36

VCCSA_VID37

VCCSA_VID38

VCCSA_VID39

VCCSA_VID40

VCCSA_VID41

VCCSA_VID42

VCCSA_VID43

VCCSA_VID44

VCCSA_VID45

VCCSA_VID46

VCCSA_VID47

VCCSA_VID48

VCCSA_VID49

VCCSA_VID50

VCCSA_VID51

VCCSA_VID52

VCCSA_VID53

VCCSA_VID54

VCCSA_VID55

VCCSA_VID56

VCCSA_VID57

VCCSA_VID58

VCCSA_VID59

VCCSA_VID60

VCCSA_VID61

VCCSA_VID62

VCCSA_VID63

VCCSA_VID64

VCCSA_VID65

VCCSA_VID66

VCCSA_VID67

VCCSA_VID68

VCCSA_VID69

VCCSA_VID70

VCCSA_VID71

VCCSA_VID72

VCCSA_VID73

VCCSA_VID74

VCCSA_VID75

VCCSA_VID76

VCCSA_VID77

VCCSA_VID78

VCCSA_VID79

VCCSA_VID80

VCCSA_VID81

VCCSA_VID82

VCCSA_VID83

VCCSA_VID84

VCCSA_VID85

VCCSA_VID86

VCCSA_VID87

VCCSA_VID88

VCCSA_VID89

VCCSA_VID90

VCCSA_VID91

VCCSA_VID92

VCCSA_VID93

VCCSA_VID94

VCCSA_VID95

VCCSA_VID96

VCCSA_VID97

VCCSA_VID98

VCCSA_VID99

VCCSA_VID100

VCCSA_VID101

VCCSA_VID102

VCCSA_VID103

VCCSA_VID104

VCCSA_VID105

VCCSA_VID106

VCCSA_VID107

VCCSA_VID108

VCCSA_VID109

VCCSA_VID110

VCCSA_VID111

VCCSA_VID112

VCCSA_VID113

VCCSA_VID114

VCCSA_VID115

VCCSA_VID116

VCCSA_VID117

VCCSA_VID118

VCCSA_VID119

VCCSA_VID120

VCCSA_VID121

VCCSA_VID122

VCCSA_VID123

VCCSA_VID124

VCCSA_VID125

VCCSA_VID126

VCCSA_VID127

VCCSA_VID128

VCCSA_VID129

VCCSA_VID130

VCCSA_VID131

VCCSA_VID132

VCCSA_VID133

VCCSA_VID134

VCCSA_VID135

VCCSA_VID136

VCCSA_VID137

VCCSA_VID138

VCCSA_VID139

VCCSA_VID140

VCCSA_VID141

VCCSA_VID142

VCCSA_VID143

VCCSA_VID144

VCCSA_VID145

VCCSA_VID146

VCCSA_VID147

VCCSA_VID148

VCCSA_VID149

VCCSA_VID150

VCCSA_VID151

VCCSA_VID152

VCCSA_VID153

VCCSA_VID154

VCCSA_VID155

VCCSA_VID156

VCCSA_VID157

VCCSA_VID158

VCCSA_VID159

VCCSA_VID160

VCCSA_VID161

VCCSA_VID162

VCCSA_VID163

VCCSA_VID164

VCCSA_VID165

VCCSA_VID166

VCCSA_VID167

VCCSA_VID168

VCCSA_VID169

VCCSA_VID170

VCCSA_VID171

VCCSA_VID172

VCCSA_VID173

VCCSA_VID174

VCCSA_VID175

VCCSA_VID176

VCCSA_VID177

VCCSA_VID178

VCCSA_VID179

VCCSA_VID180

VCCSA_VID181

VCCSA_VID182

VCCSA_VID183

VCCSA_VID184

VCCSA_VID185

VCCSA_VID186

VCCSA_VID187

VCCSA_VID188

VCCSA_VID189

VCCSA_VID190

VCCSA_VID191

VCCSA_VID192

VCCSA_VID193

VCCSA_VID194

VCCSA_VID195

VCCSA_VID196

VCCSA_VID197

VCCSA_VID198

VCCSA_VID199

VCCSA_VID200

VCCSA_VID201

VCCSA_VID202

VCCSA_VID203

VCCSA_VID204

VCCSA_VID205

VCCSA_VID206

VCCSA_VID207

VCCSA_VID208

VCCSA_VID209

VCCSA_VID210

VCCSA_VID211

VCCSA_VID212

VCCSA_VID213

VCCSA_VID214

VCCSA_VID215

VCCSA_VID216

VCCSA_VID217

VCCSA_VID218

VCCSA_VID219

VCCSA_VID220

VCCSA_VID221

VCCSA_VID222

VCCSA_VID223

VCCSA_VID224

VCCSA_VID225

VCCSA_VID226

VCCSA_VID227

VCCSA_VID228

VCCSA_VID229

VCCSA_VID230

VCCSA_VID231

VCCSA_VID232

VCCSA_VID233

VCCSA_VID234

VCCSA_VID235

VCCSA_VID236

VCCSA_VID237

VCCSA_VID238

VCCSA_VID239

VCCSA_VID240

VCCSA_VID241

VCCSA_VID242

VCCSA_VID243

VCCSA_VID244

VCCSA_VID245

VCCSA_VID246

VCCSA_VID247


VCCSA_VID248

VCCSA_VID249

VCCSA_VID250

VCCSA_VID251

VCCSA_VID252



CFG Straps for Processor

(CFG[17:0] internal pull high 5-15K to VCCIO)






PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed

Embedded Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training


PCIE Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

DDR3 SO-DIMM A Standard Type




SPD setting (SA0, SA1)
PU/PD by Channel A/B
->Channel A 00
->Channel B 01

Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2012/09/24		Deciphered Date		2013/09/24		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DDR3-SODIMMO							
								Revision		Document Number		Date		Rev	
								1		VFKTA		Monday, March 11, 2013		1.0	
								1		11		Sheet		of	



DDR3 SO-DIMM B Standard Type




- DDR_B_DQS#[0..7]
- DDR_B_DQS#[0..7]
- DDR_B_D#[0..63]
- DDR_B_MA#[0..15]



Layout Note:
Place near JDDR.H


Layout Note: Place these 4 Caps near
Command and Control signals of DIMMB

Layout Note:
Place near JDDR.H.203 and 204





SPD setting (SA0, SA1)
PU/PD by Channel A/B
->Channel A 00
->Channel B 01

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VFKTA	1.0
				Date: Monday, March 11, 2013	Sheet 12 of 56



VRAM Interface

Place close to the first T point









SKU	Device ID	biit5 to bit0
N14P-GV2	TBD	010010
N14M-GL	0x1140	000000

MULTI LEVEL STRAPS



GPU	FB Memory gDDR3				STRAP[3:0]
N14M-GL	1 2 8 M x 1 6	Samsung	900MHz	K4W2G1646E-BC11	0101
			1GHz	K4W2G1646E-BC1A	
		Hynix	900MHz	H5TQ2G63DFR-11C	0110
			1GHz	H5TQ2G63DFR-N0C	
		Micron	900MHz	MT41K128M16JT-107G	0001
		2 5 6 M x 1 6	Samsung	900MHz	K4W4G1646B-HC11
	Hynix		900MHz	H5TC4G63AFR-11C	0100
	Micron	900MHz	MT41K256M16HA-107G	1101	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Title	VGA_N14x LVDS&TMDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DATA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev
				Custom	1.0
Date: Monday, March 11, 2013		Sheet 15 of 56			







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/28	Deciphered Date	2013/09/28	Title	VGA N14x POWER & GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Document Number	
Date: Monday, March 11, 2013				Sheet	17 of 56

RANK 0 [31...0] VRAM DDR3 Chips

DQSA[3..0] DQSA[3..0]
DQSA# [3..0] DQSA# [3..0]
DMA[3..0] DMA[3..0]
MDA[31..0] MDA[31..0]
CMDA[30..0] CMDA[30..0]


+VRAM_1.5VS
RV55
1K_0402_1%
OPT@
+MEM_VREF_CA0
RV56
1K_0402_1%
OPT@
CV63
0.01U_0402_25V7K
OPT@
+MEM_VREF_CA0

+VRAM_1.5VS
RV57
1K_0402_1%
OPT@
+MEM_VREF_DQ0
RV58
1K_0402_1%
OPT@
CV64
0.01U_0402_25V7K
OPT@
+MEM_VREF_DQ0




Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17			CS1#	
CMD18		CS0#		
CMD19		CKE	CKE	
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2






Place close to the first T point





Place close to RANK0 VRAM






RANK 0 [63...32]



Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17				CS1#
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2



RANK 1 [31...0]
VRAM DDR3 Chips





Mode E Address	Rank 0		Rank 1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1#	
CMD2	CS0#			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS#	RAS#	RAS#	RAS#
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS#	CAS#	CAS#	CAS#
CMD16		ODT		ODT
CMD17			CS1#	
CMD18		CS0#		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE#	WE#
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE#	WE#	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2

The diagram illustrates the signal mapping for DQMA and CMDA. On the left, there are five input signals: DQSA[7..4], DQSA#[7..4], DQMA[7..4], MDA[63..32], and CMDA[30..0]. On the right, there are five corresponding output signals: DQSA[7..4], DQSA#[7..4], DQMA[7..4], MDA[63..32], and CMDA[30..0]. Red arrows indicate the connections: DQSA[7..4] connects to DQSA[7..4], DQSA#[7..4] connects to DQSA#[7..4], DQMA[7..4] connects to DQMA[7..4], MDA[63..32] connects to MDA[63..32], and CMDA[30..0] connects to CMDA[30..0].




	D
--	---

For eDP Panel




LCD POWER CIRCUIT

Need check eDP&LVDS both 3V power rail.



For LVDS 1ch Panel



Reserve for EMI request


LVDS colay eDP cable

Pin define will be change after ME ready


pin1-4 Touch function for panel

pin5-10 For Webcam with single or dual MIC

pin11-30 For LVDS or EDP panel





For EMI request , cut in on PVT phase.
Place close CONN.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Drawing Number Custom VFKTA	Rev 1.0
				Date: Monday, March 11, 2013	Sheet 22 of 56




CRT CONNECTOR





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT	
Size	Document Number	Rev		1.0	
Date	Monday, March 11, 2013	Sheet	23	of	56



OE#	A	Y
L	L	L
L	H	H
H	X	Z





HDMI Connector








HDMI W/O Logo: RO0000001HM
HDMI W/Logo: RO0000002HM
HDMI W/Logo + HDCP: RO0000003HM
please manually load
this virtual material to 45@ BOM


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/09/24		Deciphered Date		2013/09/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				HDMI Conn.			
				Document Number			
				VFKTA			
				Rev 1.			
Date:				Monday, March 11, 2013		Sheet 24 of 56	











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH CRT/LVDS/HDMI	
Size	Custom	Document Number	VFKTA	Rev	1.0
Date:	Monday, March 11, 2013	Sheet	28	of	56





GPIO28
 On-Die PLL Voltage Regulator
 H: Enable
 L: Disable




GPIO8
 Integrated Clock Chip Enable (Removed)
 H: Disable
 L: Enable

Integrated clock enable functionality
 is achieved by soft-strap
 The current default is clock enable

VRAM_DR_SR#	0	Single Rank
	1	Daul Rank

Follow Compal ORB
 and Intel Check list 460603 V1.5


OPTIMUS_EN#		
OPTIMUS_EN#	H	L
SKU	NonOPT	Optimus




SM_DET	BIOS setup	Speaker Type	BOM
1	S&M option	Harman/Kardon	269@
0		Non Harman	259@

Non-Harman detection		
SPK_DET	0	ONKYO
	1	Non-Brand


DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH Set to VSS when LOW




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2012/09/24		Deciphered Date		2013/09/24		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PCH_CPU/GPIO					
								Size B		Document Number		Rev	
								VFKTA		1.0			
								Date:		Monday, March 11, 2013		Sheet 30 of 56	




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/09/24		Deciphered Date		2013/09/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXERCISED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title PCH_POWER-2			
				Part Number VFKTA			
Date: Monday, March 11, 2013				Sheet 32 of 56			



SATA HDD Conn.






SATA ODD Conn



Power Consumption	
Peak	1800 mA
Read (CD)	1100 mA
Read (DVD)	950 mA
Write	1300 mA
Standby	20mA

G-Sensor






Left USB 2.0 x 1




For LAN function





+3V_LAN rising time (10%~90%) need > 1ms and <100ms.

LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*


*
S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms






	NC (default)	10K pull down
GPIO0	Power saving mode	Normal mode


De-coupling and Bulk capacitor should place near to Cardreader chip and Combo Socket



	CD_SW	WP_SW	
Card Uninsertion	Close	Protect disable	Protect Enable
		Close	Close
Card Insertion	Open	Open	Close



SPK Conn.



For common design,
pull-high resistor should be placed at connector side.


<SM_DET>
Intel : GPIO48
AMD Richland : GPIO173
AMD Kabini : GPIO70

<SPK_DET>
Intel : GPIO70
AMD Richland : GPIO74
AMD Kabini : GPIO62


SM_DET	BIOS setup	Speaker Type	BOM
1	S&M option	Harman/Kardon	269@
0		Non Harman	259@

Non-Harman detection		
SPK_DET	0	ONKYO
	1	Non-Brand


HeadPhone/LINE Out JACK



MIC/LINE IN JACK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AUDIO CONN	
Size	Document Number	Rev			1.0
Date:	Monday, March 11, 2013	Sheet	40	of	56







Power Button



Conn.

Touchpad Connector


NFC




+5VALW TO +5VS
+3VALW TO +3VS
Load switch





For S3 CPU Power Saving




+5VS TO +5VS_ODD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	DC-DC INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VFKAA
				Date	Monday, March 11, 2013
				Sheet	43 of 56
				Rev	1.0



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	DCIN/PRECHARGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Author Custom	Rev 1.0
				Date:	Sheet 44 of 56



OTP (39.7)




PH1 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C

	Protect	Recovery
65W	0.752V	0.626V
75W	0.902V	0.722V

	Initial	Protect	Recovery
CPU OTP	65W	93 C	56 C

Charger controller (40.1), Support component (40.2)




Please locate the RC
Near EC chip
2011-02-22

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	VFKTA	1.0
Date:				Sheet	46	of 56


5V
 Peak Current 8.5A
 OCP current 10.2A
 FSW=390kHz
 Delta I=4.29A, ripple=4.29*17m=72.93mV
 DCR 15.5mohm+/-15%
 ESR 17mohm

TYP MAX
 H/S Rds(on) :27mohm , 34mohm
 L/S Rds(on) :10.8mohm , 13.6mohm



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2012/09/24		Deciphered Date		2013/09/24		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						3VALW/5VALW				
						Size	Document Number		Rev	
						Custom	VKFTA		1.0	
Date		Sheet		A7		of		56		

DDR controller (35.3), Support component (35.4)




1.5V
Peak Current 16.66A
OCP current 20 A
FSW=495kHz
DCR 12mohm
ESR 10mohm

	TYP	MAX
H/S Rds (on)	: 27mohm	, 34mohm
L/S Rds (on)	: 10.8mohm	, 13.6mohm

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)


Note: S3 - sleep ; S5 - power off

1.8VS controller (35.15), Support component (35.16)



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title 1.5VP/0.75VSP/1.8VSP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev.	
				Custom	VFKTA	1.	
Date:				Sheet	48	of	56


1.05VCCP controller (35.5), Support component (35.6)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	+1.05VS_VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					VFKTA	1.0
				Date:	Monday, March 11, 2013	Sheet 49 of 56

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


VCCSA controller (35.17), Support component (35.18)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	VCC_SAP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	VFKTA	1.0
				Date:	Sheet	50 of 56

CPU_Core controller (36.1), Support component (36.3)

local sense reverse HW





For ULT 17W 1+1
CPU_CORE LL= -2.9mΩ, Fsw = 450 kHz
Icc_TDC=18A, Iocp_cpu=39.6A
GFX_CORE LL= -3.9mΩ, Fsw = 450 kHz
Icc_TDC=21.5A, Iocp_gfx=39.6A

Rds(on)=3.8m-4.8m ohm


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	CPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date: Monday, March 11, 2013					Sheet 51 of 56

CPU_Core output CAP (Including MLCC) 36.4

**+GFX_CORE**

GFX output CAP (Including MLCC) 36.5


VCCP output Cap (Including MLCC) 36.6

+1.05VS_VCCP



Chief River ULV	330uF*9m	22uF	10uF	2.2uF	1uF	470uF	560uF
CPU	2	14		16			
GFX_CORE		6	6		11		1
1.05V_VCCP		9	3		26		1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/24	Deciphered Date	2013/09/24	Title	PWR - PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					VFKTA
				Date:	Monday, March 11, 2013
				Sheet	52 of 56
				Rev	1.0

+VGA_CORE Under VGA Core GB4-128 package




+VGA_CORE Near VGA Core



	N14P-GV2	N14M-GL
R1 PR913	20 Kohm	39 Kohm
R2 PR915	20 Kohm	30 Kohm
R3 PR930	2 Kohm	3 Kohm
R4 PR914	18 Kohm	27 Kohm
C PC940	2.7 nF	1.8 nF

- GL@ PR913 39K_0402_1%
- GL@ PR915 30K_0402_1%
- GL@ PR930 3K_0402_1%
- GL@ PR914 27K_0402_1%
- GL@ PC940 1800P_0402_50V7K

VGA_CORE controller (43.1), Support component (43.2)



Item	Time (When)	Page (Where)	Location / Discription (How / What)	Request (Who)	Reson (Why)
1	EVT-2012/10/24	P45-PWR-BATTERY CONN / OTP	@PD5 / Remove ESD diode	company	For part count reduction
2	EVT-2012/10/24	P45-PWR-BATTERY CONN / OTP	@PD6 / Remove ESD diode	company	For part count reduction
3	EVT-2012/10/24	P46-PWR-CHARGER	@PC221 /Remove 10uF capacitor	company	For part count reduction
4	EVT-2012/10/24	P47-PWR-3VALW/5VALW	PC331 / Reserve	PWR	ME limitation
5	EVT-2012/10/24	P47-PWR-3VALW/5VALW	@PC354/mount	PWR	ME limitation
6	EVT-2012/10/24	P47-PWR-3VALW/5VALW	PR337/235K change to 137K	PWR	for RT8243 3V OCP setting
7	EVT-2012/10/24	P47-PWR-3VALW/5VALW	PR357/156K change to 143K	PWR	for RT8243 5V OCP setting
8	EVT-2012/10/24	P48-1.5VP/0.75VSP/1.8VSP	PR158/16.2K change to 27.4K	PWR	for RT8207 OCP setting
9	EVT-2012/10/24	P52-PWR +CPU_CORE DECOUPLING	PC416/ change 560uF	PWR	Based on height and space limitation
10	EVT-2012/10/24	P52-PWR +CPU_CORE DECOUPLING	PC415/ Remove	PWR	Based on height and space limitation
11	EVT-2012/10/24	P53-PWR-VGA_COREP	PR929 / Add 10K ohm	HW	Pull high PSI port
12	EVT-2012/10/24	P53-PWR-VGA_COREP	PR913 / 39k change to 20K(GV)	PWR	For N14 PWM VID setting
13	EVT-2012/10/24	P53-PWR-VGA_COREP	PR915 / 39k change to 20K(GV) 30K(GL)	PWR	For N14 PWM VID setting
14	EVT-2012/10/24	P53-PWR-VGA_COREP	PR930 / 1.5k change to 2K(GV) 3K(GL)	PWR	For N14 PWM VID setting
15	EVT-2012/10/24	P53-PWR-VGA_COREP	PR914 / 30k change to 18K(GV) 24K(GL)	PWR	For N14 PWM VID setting
16	EVT-2012/10/24	P53-PWR-VGA_COREP	PR904 / 1.5k change to 0K(GV) 3K(GL)	PWR	For N14 PWM VID setting
17	EVT-2012/10/24	P53-PWR-VGA_COREP	PC940 / Add 2700pF(GV) 1800pF(GL)	PWR	For N14 PWM VID setting
18	EVT-2012/10/24	P53-PWR-VGA_COREP	PC933 /Reserve	PWR	For N14 PWM VID setting
19	EVT-2012/10/24	P53-PWR-VGA_COREP	@PC914 /Remove 0.1uF capacitor	company	For part count reduction
20	EVT-2012/10/24	P53-PWR-VGA_COREP	PR931/71.5K change to 34K	PWR	For NCP81172 Fsw setting
21	EVT-2012/10/24	P53-PWR-VGA_COREP	PR927/PN change to SD028220B80	PWR	for PN setting error
22	EVT-2012/10/25	P46-PWR-CHARGER	PQ203/change to TPCA8507	PWR	for design change
23	DVT-2012/12/06	P46-PWR-CHARGER	PU200/change to BQ24725RGR	PWR	for design change
24	DVT-2012/12/06	P46-PWR-CHARGER	PQ203/ change to TPCA8507	PWR	AON6504 has burnt out issue
25	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC534,PC351/Delete	PWR	Based on height and space limitation
26	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PR335/add 100K ohm	PWR	Pull high +3VL
27	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC344/add 4.7U	PWR	for design request
28	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC341/change to 4.7U	PWR	for design request
29	DVT-2012/12/06	P47-PWR-3VALW/5VALW	PC352,PC353/add 150U_D2	PWR	Based on height and space limitation
30	DVT-2012/12/06	P48-1.5VP/0.75VSP/1.8VSP	PL152/change to 0.68UH	PWR	for design change
31	DVT-2012/12/06	P49-PWR-1.05VS_VCCP	PL401/change PN	PWR	to integrate PN
32	DVT-2012/12/06	P49-PWR-1.05VS_VCCP	PR403 PC403/Reserve	EMI	EMI Command
33	DVT-2012/12/06	P51-CPU_CORE	CPU_CORE(PR5XX,PC5XX)/change solution	PWR	change solution
34	DVT-2012/12/06	P52-PWR +CPU_CORE DECOUPLING	PC802 PC803/change to 470U	PWR	change solution
35	DVT-2012/12/06	P54-PWR-VGA_COREP	PR912/add 10K ohm	PWR	pull high +3VS_DGPU
36	DVT-2012/12/06	P54-PWR-VGA_COREP	PC934/change 0.01U	PWR	For N14 PWM VID setting
37	DVT-2012/12/06	P54-PWR-VGA_COREP	PL903 PL904/change PN	PWR	have higher loss
38	DVT-2012/12/06	P45-PWR-BATTERY CONN / OTP	PF2/change PN	company	For cost down
39	PVT-2013/01/18	P47-PWR-3VALW/5VALW	PC352,PC353/change location to PC331,PC351	PWR	change location
40	PVT-2013/01/18	P48-1.5VP/0.75VSP/1.8VSP	PC157/change 390U	PWR	for design change
41	PVT-2013/01/18	P49-PWR-1.05VS_VCCP	PC414 / change 0ohm	PWR	change solution(change to location sense)
42	PVT-2013/01/18	P52-PWR +CPU_CORE DECOUPLING	PC417,PC418,PC419,PC420,PC421,PC422,PC425/change to 22U	PWR	for 1.05VCCP test
43	PVT-2013/01/18	P52-PWR +CPU_CORE DECOUPLING	PC426,PC453/add 22U	PWR	for 1.05VCCP test
44	PVT-2013/01/18	P49-PWR-1.05VS_VCCP	PC407/change 4700P	PWR	for design change
45	PVT-2013/01/18	P52-PWR +CPU_CORE DECOUPLING	PC416/Delete	PWR	for 1.05VCCP test(change to location sense)
46	PVT-2013/01/18	P49-PWR-1.05VS_VCCP	PL402/change to 0.68U	PWR	for 1.05VCCP test
47	PVT-2013/01/18	P51-CPU_CORE	PQ501,PQ503 / change AON7518	PWR	AON7514 EOL
48	PVT-2013/01/18	P51-CPU_CORE	PR553/Reserve	PWR	change solution
49	PVT-2013/01/18	P54-PWR-VGA_COREP	PC906 ,PC915,PC916,PR906,PR916/add	EMI	EMI Command
50	PVT-2013/01/18	P54-PWR-VGA_COREP	PC934/change PN	PWR	change PN
51	PVT-2013/01/21	P52-PWR +CPU_CORE DECOUPLING	PC802,PC852/change to 560U	PWR	for CPU,GFX Transient
52	PVT-2013/01/21	P51-CPU_CORE	PQ502,PQ504 /change TPCA8059	PWR	for design change
53	PVT-2013/01/21	P54-PWR-VGA_COREP	PC947/Reserve	PWR	for VGA Transient(for cost down)
54	PVT-2013/01/22	P52-PWR +CPU_CORE DECOUPLING	PC802,PC803/change to 330U	PWR	for CPU Transient
55	Pre-MP-2013/03/04	P49-PWR-1.05VS_VCCP	PR406/add 1k ohm	PWR	for 1.05VCCP test(change to location sense)
56	Pre-MP-2013/03/04	P53-PWR-VGA_COREP	PR904 PR918 PR928 PC945 remove PR914 change from 24K to 27K	PWR	Remove and change for Richtek solution setting

HW PIR (Product Improve Record)

VFKTA LA-9861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	11/13	39	Add CA39 (SE102104K00)	BOM structure change
2.	11/13	39	Reserve RA31,RA38	EMI request
3.	11/13	41	Change RB36 from 2.2k to 0 ohm and CB50 to @	Design change
4.	11/13	15	Update VGA strap pin all page	Design change
5.	11/21	42	Remove NFC function	Design change
6.	11/21	42	Update CPU config&PN	Design change
7.	11/26	23	change BOM structure C238,C239,C240,C241,C242,C243 to CRT@EMI@	EMI request
8.	11/26	22	Add D92 for LID_SW#_D to isolate the +3VL power rail from LID_SW#	Design change
9.	11/26	24	Add @ to JHDMI	Design change
10.	11/26	37	Change JCARD.10 to SDWP# and JCARD.11 to SDCD.	Design change
		37	Add QW1, RW3, RW4 for normal close type connector.	
11.	11/26	40	Update HDMI power circuit	Design change
12.	11/26	40	Change JSPK from 8 pin to 6 pin (SP02000WS00)	Design change
13.	11/26	40	Remove SPK_DET1 and change SPK_DET0 net name to SPK_DET	Design change
14.	11/26	39	Change RA50 to 269@	Design change
15.	11/26	40	Reverse JSPK to keep same layout routing on MB	Design change
16.	11/27	30	Remove GPIO71 and change SPK_DET1 to SPK_DET	Design change
17.	11/29	30	Add GPIO22 as VRAM_DR_SR# and add RH203, RH205 for BOM control <DIS>	For dual&single rank common bios
18.	11/30	30	Change RH202, RH203 BOM structure to GVDR@ and GVSR@	For dual&single rank common bios
19.	11/30	42	Change H7 to 4P0, Add H19 (3P2N), Change H17, H18 to PTH	ME request
20.	11/30	25	Change UH3 from socket to IC	Design change
21.	11/30	09	Change CC53 to 47U 0805 (SE000000PL00)& add CC50 (SE000000PL00)	For 1206 MLCC Crack issue
		09	Change CC44 to 47U 0805 (SE000000PL00)& add CC40 (SE000000PL00)	
		12	Change CD31 to 47U 0805 (SE000000PL00)	
		38	Change CR10&CR12 to 47U 0805 (SE000000PL00)	
22.	11/30	07	Change RC73 to 0 ohm (do not use short pad on this location)	For debug
23.	11/30	17	Change RV53 pull high to +3VS	Design change
24.	11/30	15	Change RV24 to 4.99K	Strap pin change
25.	11/30	22	Delete D92 and change the netname to BKOFF#	Avoid LCD_INV leak to Touch/B
26.	11/30	23	Add R62 & R63 for CRT undershoot issue	For CRT undershoot issue
27.	11/30	25	Chane UH4, RH269, RH271 to @, change RH267 from shortpad to 0-ohm @.	Design change
28.	11/30	08	Add CC17~CC19 for ESD request	ESD request
29.	11/30	29,41	Move PLT_RST# ESD capacitor (CH104) to EC side (CB13) and mount 0.1uF	ESD request
30.	11/30	05	Change CC63 from @ESD@ to ESD@	ESD request
31.	11/30	41	Change PM_SLP_S4# from pin127 to pin84.	For ENE common code
32.	11/30	41	Change USB_EN#0 from pin84 to pin23.	For ENE common code
33.	11/30	41	Change FB_CLAMP from pin23 to pin127.	For ENE common code
34.	11/30	17	CV57 and CV60 change to 0.01U.	For sequence
35.	11/30	17	RV47 change to 180K.	For sequence
36.	12/03	38	Update USB circuit	For S&C MAX4640 and MAX4641 co-layer circuit
37.	12/04	42	Change H19 to NPTH	Design change
38.	12/04	17	Change QV2 footprint to NC7ST32P5X_SC70-5	For non-A51 part change
39.	12/04	04	Add S&C SMBus address in the table	Design change

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
Date	Monday, March 11, 2013		Sheet	55	of 56

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

NO DATE PAGE MODIFICATION LIST

PURPOSE

40. 12/04 41 Add short-pad (RB5) on pin127.
41. 12/04 13 Reverse DV1, Change DV1, QV8 to OPT@,
13 Change FB_CLAMP_MON from pull down to pull high +3VS_DGPU
42. 12/04 17 Change UV2 PN to SA007320300
17 Change UV2, CV58 to OPT@ and change RV50 to @
43. 12/04 43 Add R5546 put high PCH_PWR_EN to +3VL
45. 12/05 41 Add CHG_PWR_GATE# pull high 3VL and add RB11 10K.
46. 12/05 38 S&C IC Pin1 was connected to the EC(GPIO49) Pin82.

Design change

Design change

Design change
Design change
Design change

VFKTA LA-9861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.2 TO 0.3

NO DATE PAGE MODIFICATION LIST

PURPOSE

1. 12/24 17 Change RV43 to 270K
2. 12/24 17 Change RV53 to 10K
3. 12/24 17 Change RV54 to 33K
4. 12/24 17 Change RV50to N14MGL@
5. 12/24 17 Change UV2to N14PGV2@
6. 12/24 17 Change CV58 to @
7. 12/24 13 Change QV8to N14PGV2@
8. 12/24 13 Change DV1 P/N to SCS000002G00
9. 01/09 41 Change CB31 to 100P P/NSE071101J80
10. 01/09 7,9,25 Change QC3,QC7,QC8,QH1 to SB00000PF00
11. 01/15 22 Reserve R267&R266 0 ohm
12. 01/15 41 Reserve CB50 1U
13. 01/15 13 GPIO12 be connected to EC_GPXIOA01(remove EC_DRAMRST_CNTRL_PCH&RC3)
14. 01/16 42 Modify JTP pin define
15. 01/16 22 Add C17 100P on LED_PWM
16. 01/17 39/42 Add RB12, RB37, connect EC_MUTE_INT from codec to EC
17. 01/17 5/30/42 Reserve CC1,CH1,CB17,CB18,CC35 100P
18. 01/17 26 Add RH38 0 ohm on XCLK_RCOMP

For GC6 timing requirements
For GC6 timing requirements
For GC6 timing requirements
N14M-GL doesn't support GC6
N14M-GL doesn't support GC6
Cost reduction
N14M-GL doesn't support GC6
BOM reduction
Design Change
SB501380020 X1 code
For EMI cost down
Common design
For GPS
For DFB highlight
For EMI request
For boot bobo issue
For ESD
For EMI 200M noise

VFKTA LA-9861P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.3 TO 1.0

NO DATE PAGE MODIFICATION LIST

PURPOSE

1. 02/18 06 Swap H_EDP_TXN[0\1] to H_EDP_TXP[0\1]
2. 02/18 22 Change C7 to SE076153K80 (15nF)
3. 02/19 05 Delete CC33, CC36, C4; change R1 to short pad
4. 02/19 07 Change RC73 to short pad
5. 02/19 09 Delete CC61, CC83; change RC119 to short pad
6. 02/19 11 Delete CD2, CD15
7. 02/19 12 Delete CD28, CD46
8. 02/19 17 Delete CV58
9. 02/19 22 Change R106 to shortpad
10. 02/19 23 Delete C250
11. 02/19 25 Delete CH6, CH100; change RH67, RH68 to short pad
12. 02/19 26 Delete RH275
13. 02/19 28 Delete RH254
14. 02/19 29 Delete CH30, RH287
15. 02/19 35 Delete CCL2, RCL5, RCL2, net: LAN_X1_R_R, LAN_X1_R
16. 02/19 36 Delete net: LAN_X1_R
17. 02/19 37 Change RW1 to shortpad
18. 02/19 38 Delete CR7, CR8
19. 02/19 39 Change RA22, RA18, RA24 to short pad
20. 02/19 41 Delete CB4, CB5, CB50
21. 02/19 42 Delete SW2, SW3
22. 02/23 37 Change RW2 to 330hm and mount CW9 10PF
23. 03/04 41 Connect RB14 form POK_R to POK and reserve RB13,RB22,CB16
24. 03/04 37 Add RW5~RW8 for EMI request and change netname SD_DATAx to SD_DATAx_R on conn side

Design mistake
for LCD sequence tuning
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for part count reduce
for EMI request
for abnormal shut down power request
for EMI request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/19	Deciphered Date	2015/04/19	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date	Monday, March 11, 2013
				Sheet	56 of 56