

ZZZ1  
LA-5413P  
ATIDA@

PJP1  
45@DCIN

# Compal Confidential

## NBLB2 Schematics Document

Intel Clarksfield Processor with DDRIII + Ibex PM55

2009-11-17

REV: 0.2


Security Classification	Compal Secret Data		Compal Electronics, Ltd.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size	Document Number
Custom	NBLB2 M/B LA-5413P Schematic	0.1			
Date:	Thursday, November 19, 2009	Sheet	1	of 61	

# Compal Confidential

Model Name : NBLB2

File Name : LA-5413P(Madison)

Clock Gen.  
 SLG8SP587  
 9LRS3199AKLFT  
 page23



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2009/02/04	Deciphered Date	2010/09/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MB Block Diagram	
Size	Document Number	Date:		Rev	
Custom	NBLB2 M/B LA-5412P Schematic	Friday, November 13, 2009		0.1	
				Sheet	2 of 61

### DDR3 Voltage Rails


power plane	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +CPU_CORE +VGA_CORE +1.8VS +0.75VS +1.05VS +1.1VS_VTT +1.5VS_VRAM
State				
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

### GPIO PIN Define

	ID3	ID2	ID1	ID0
NBLB2(1100)	R358	R361	R766	R765
Reserve(1101)	X	X	X	X
Reserve(1110)	X	X	X	X
Reserve(1111)	X	X	X	X
NBLB1(0000)	R353	R350	R766	R765
Reserve(0001)	X	X	X	X
Reserve(0010)	X	X	X	X
Reserve(0011)	X	X	X	X
Reserve(0100)	X	X	X	X
Reserve(0101)	X	X	X	X
Reserve(0110)	X	X	X	X
Reserve(0111)	X	X	X	X
Reserve(1000)	X	X	X	X
Reserve(1001)	X	X	X	X
Reserve(1010)	X	X	X	X
Reserve(1011)	X	X	X	X

### EC SM Bus1 address

### EC SM Bus2 address



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	MB Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date	Friday, November 13, 2009	Sheet 3 of 61

# VGA (Madison)

State \ power plane	+1.8VS +1.5VS_VRAM	+3VS_DELAY +VGA_CORE +1.1VS
S0	○	○
S1	○	○
S3	✗	✗
S5 S4/AC	✗	✗
S5 S4/ Battery only	✗	✗
S5 S4/AC & Battery don't exist	✗	✗


Ref:46039\_m97\_ds\_nda\_1.00

## M97 sequence







M97 has the following requirements with regards to power supply sequencing to avoid damaging the ASIC.

- All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.
- VDDC should ramp before or simultaneously with VDDCI.
- VDDCI should ramp before VDDR1.
- VDDC should ramp before VDDR4.
- VDDC should ramp before DPx\_VDD18, DPx\_VDD10, and DPx\_PVDD.
- PWRGOOD must not be asserted, and must not exceed 300 mV, before all of VDDC, VDD\_CT, and VDDR3 have ramped up. Asserting PWRGOOD only after all ASIC supplies have ramped up is preferred for forward compatibility.
- PWRGOOD must be de-asserted, and must be brought below 300 mV, before ramping down any of VDDC, VDD\_CT, or VDDR3.
- DDC3DATA\_DP3\_AUXN, DDC4DATA\_DP4\_AUXN, DDC3CLK\_DP3\_AUXP, and DDC4CLK\_DP4\_AUXP must be pulled high either before or after both VDDC and VDD\_CT have ramped up.
- For power down, reversing the ramp-up sequence is recommended.

### POWER UP/DOWN Sequence









Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/24	Deciphered Date	2010/02/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA Notes List		
Size B	Document Number	Date		Rev	Sheet	
	NBLB2 M/B LA-5412P Schematic	Friday, November 13, 2009		0.2	4 of 61	



IC\_AUB\_CFD\_PGA\_R0P9  
 CONN@

PCI EXPRESS -- GRAPHICS



CFG0 - PCI-Express Configuration Select

\*1:Single PEG  
 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal




\*1 :Normal Operation  
 0 :Lane Numbers Reversed  
 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence

\*1:Disabled; No Physical Display Port  
 attached to Embedded Display Port  
 0:Enabled; An external Display Port  
 device is connected to the Embedded  
 Display Port

\*:Default

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (1/6) DMI,FDI,PEG
Size B	Document Number	NBLB2 M/B LA-5412P Schematic		Rev 0.1
Date:	Tuesday, November 17, 2009	Sheet	5 of 61	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (2/6) CLK,JTAG	
Size B	Document Number	Date:		Rev	
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		0.1	
				Sheet 6 of 61	

11 DDR\_A\_D[0..63]  
11 DDR\_A\_DM[0..7]  
11 DDR\_A\_DQS[0..7]  
11 DDR\_A\_DQS[0..7]  
11 DDR\_A\_MA[0..15]

JCPU1C

DDR A D0 A10 SA\_DQ[0]  
DDR A D1 C10 SA\_DQ[1]  
DDR A D2 C7 SA\_DQ[2]  
DDR A D3 A7 SA\_DQ[3]  
DDR A D4 B10 SA\_DQ[4]  
DDR A D5 D10 SA\_DQ[5]  
DDR A D6 E10 SA\_DQ[6]  
DDR A D7 A8 SA\_DQ[7]  
DDR A D8 D8 SA\_DQ[8]  
DDR A D9 F10 SA\_DQ[9]  
DDR A D10 E6 SA\_DQ[10]  
DDR A D11 F7 SA\_DQ[11]  
DDR A D12 E9 SA\_DQ[12]  
DDR A D13 B7 SA\_DQ[13]  
DDR A D14 E7 SA\_DQ[14]  
DDR A D15 C6 SA\_DQ[15]  
DDR A D16 H10 SA\_DQ[16]  
DDR A D17 G8 SA\_DQ[17]  
DDR A D18 J8 SA\_DQ[18]  
DDR A D19 J8 SA\_DQ[19]  
DDR A D20 G7 SA\_DQ[20]  
DDR A D21 G10 SA\_DQ[21]  
DDR A D22 J7 SA\_DQ[22]  
DDR A D23 J10 SA\_DQ[23]  
DDR A D24 I7 SA\_DQ[24]  
DDR A D25 M6 SA\_DQ[25]  
DDR A D26 M8 SA\_DQ[26]  
DDR A D27 L9 SA\_DQ[27]  
DDR A D28 L6 SA\_DQ[28]  
DDR A D29 K8 SA\_DQ[29]  
DDR A D30 P9 SA\_DQ[30]  
DDR A D31 P9 SA\_DQ[31]  
DDR A D32 AH5 SA\_DQ[32]  
DDR A D33 AE5 SA\_DQ[33]  
DDR A D34 AK6 SA\_DQ[34]  
DDR A D35 AK7 SA\_DQ[35]  
DDR A D36 AE6 SA\_DQ[36]  
DDR A D37 AJ7 SA\_DQ[37]  
DDR A D38 AJ7 SA\_DQ[38]  
DDR A D39 AJ6 SA\_DQ[39]  
DDR A D40 AJ10 SA\_DQ[40]  
DDR A D41 AJ9 SA\_DQ[41]  
DDR A D42 AL10 SA\_DQ[42]  
DDR A D43 AK12 SA\_DQ[43]  
DDR A D44 AK9 SA\_DQ[44]  
DDR A D45 AL7 SA\_DQ[45]  
DDR A D46 AK11 SA\_DQ[46]  
DDR A D47 AL8 SA\_DQ[47]  
DDR A D48 AN8 SA\_DQ[48]  
DDR A D49 AM10 SA\_DQ[49]  
DDR A D50 AR11 SA\_DQ[50]  
DDR A D51 AL11 SA\_DQ[51]  
DDR A D52 AM9 SA\_DQ[52]  
DDR A D53 AN9 SA\_DQ[53]  
DDR A D54 AT11 SA\_DQ[54]  
DDR A D55 AP12 SA\_DQ[55]  
DDR A D56 AM12 SA\_DQ[56]  
DDR A D57 AN12 SA\_DQ[57]  
DDR A D58 AM13 SA\_DQ[58]  
DDR A D59 AT14 SA\_DQ[59]  
DDR A D60 AT12 SA\_DQ[60]  
DDR A D61 AL13 SA\_DQ[61]  
DDR A D62 AR14 SA\_DQ[62]  
DDR A D63 AP14 SA\_DQ[63]

DDR SYSTEM MEMORY A

SA\_CK[0] AA6 DDR A\_CLK0 11  
SA\_CK#0 AA7 DDR A\_CLK0# 11  
SA\_CKE[0] P7 DDR A\_CKE0 11  
  
SA\_CK[1] Y6 DDR A\_CLK1 11  
SA\_CK#1 Y5 DDR A\_CLK1# 11  
SA\_CKE[1] P6 DDR A\_CKE1 11  
  
SA\_CS#0 AE2 DDR A\_CS0# 11  
SA\_CS#1 AE8 DDR A\_CS1# 11  
  
SA\_ODT[0] AD8 DDR A\_ODT0 11  
SA\_ODT[1] AF9 DDR A\_ODT1 11  
  
SA\_DM[0] B9 DDR A\_DM0  
SA\_DM[1] D7 DDR A\_DM1  
SA\_DM[2] H7 DDR A\_DM2  
SA\_DM[3] M7 DDR A\_DM3  
SA\_DM[4] AG6 DDR A\_DM4  
SA\_DM[5] AM7 DDR A\_DM5  
SA\_DM[6] AN10 DDR A\_DM6  
SA\_DM[7] AN13 DDR A\_DM7  
  
SA\_DQS#0 C9 DDR A\_DQS0  
SA\_DQS#1 E8 DDR A\_DQS1  
SA\_DQS#2 J9 DDR A\_DQS2  
SA\_DQS#3 AJ9 DDR A\_DQS3  
SA\_DQS#4 AH7 DDR A\_DQS4  
SA\_DQS#5 AK9 DDR A\_DQS5  
SA\_DQS#6 AP11 DDR A\_DQS6  
SA\_DQS#7 AT13 DDR A\_DQS7  
  
SA\_DOS[0] C8 DDR A\_DOS0  
SA\_DOS[1] F9 DDR A\_DOS1  
SA\_DOS[2] H9 DDR A\_DOS2  
SA\_DOS[3] M9 DDR A\_DOS3  
SA\_DOS[4] AK10 DDR A\_DOS4  
SA\_DOS[5] AN11 DDR A\_DOS5  
SA\_DOS[6] AR13 DDR A\_DOS6  
SA\_DOS[7] AR13 DDR A\_DOS7  
  
SA\_MA[0] Y3 DDR A\_MA0  
SA\_MA[1] W1 DDR A\_MA1  
SA\_MA[2] AA8 DDR A\_MA2  
SA\_MA[3] AA3 DDR A\_MA3  
SA\_MA[4] V1 DDR A\_MA4  
SA\_MA[5] AA9 DDR A\_MA5  
SA\_MA[6] Y8 DDR A\_MA6  
SA\_MA[7] T1 DDR A\_MA7  
SA\_MA[8] Y9 DDR A\_MA8  
SA\_MA[9] U6 DDR A\_MA9  
SA\_MA[10] AD4 DDR A\_MA10  
SA\_MA[11] T2 DDR A\_MA11  
SA\_MA[12] U3 DDR A\_MA12  
SA\_MA[13] AG8 DDR A\_MA13  
SA\_MA[14] T3 DDR A\_MA14  
SA\_MA[15] V9 DDR A\_MA15

IC:AUB\_CFD\_PGA,R0P9  
CONN@

12 DDR\_B\_D[0..63]  
12 DDR\_B\_DM[0..7]  
12 DDR\_B\_DQS[0..7]  
12 DDR\_B\_DQS[0..7]  
12 DDR\_B\_MA[0..15]

JCPU1D

DDR B D0 B5 SB\_DQ[0]  
DDR B D1 A5 SB\_DQ[1]  
DDR B D2 C3 SB\_DQ[2]  
DDR B D3 B3 SB\_DQ[3]  
DDR B D4 E4 SB\_DQ[4]  
DDR B D5 A6 SB\_DQ[5]  
DDR B D6 A4 SB\_DQ[6]  
DDR B D7 C4 SB\_DQ[7]  
DDR B D8 D1 SB\_DQ[8]  
DDR B D9 D2 SB\_DQ[9]  
DDR B D10 E2 SB\_DQ[10]  
DDR B D11 F1 SB\_DQ[11]  
DDR B D12 C2 SB\_DQ[12]  
DDR B D13 F5 SB\_DQ[13]  
DDR B D14 F3 SB\_DQ[14]  
DDR B D15 G4 SB\_DQ[15]  
DDR B D16 H6 SB\_DQ[16]  
DDR B D17 G2 SB\_DQ[17]  
DDR B D18 J3 SB\_DQ[18]  
DDR B D19 J6 SB\_DQ[19]  
DDR B D20 C1 SB\_DQ[20]  
DDR B D21 G5 SB\_DQ[21]  
DDR B D22 J2 SB\_DQ[22]  
DDR B D23 J1 SB\_DQ[23]  
DDR B D24 J5 SB\_DQ[24]  
DDR B D25 K2 SB\_DQ[25]  
DDR B D26 L3 SB\_DQ[26]  
DDR B D27 K5 SB\_DQ[27]  
DDR B D28 M4 SB\_DQ[28]  
DDR B D29 M4 SB\_DQ[29]  
DDR B D30 C1 SB\_DQ[30]  
DDR B D31 N5 SB\_DQ[31]  
DDR B D32 AF3 SB\_DQ[32]  
DDR B D33 AG1 SB\_DQ[33]  
DDR B D34 AJ3 SB\_DQ[34]  
DDR B D35 AK1 SB\_DQ[35]  
DDR B D36 AG4 SB\_DQ[36]  
DDR B D37 AG3 SB\_DQ[37]  
DDR B D38 AJ4 SB\_DQ[38]  
DDR B D39 AH4 SB\_DQ[39]  
DDR B D40 AK4 SB\_DQ[40]  
DDR B D41 AK4 SB\_DQ[41]  
DDR B D42 AM6 SB\_DQ[42]  
DDR B D43 AN2 SB\_DQ[43]  
DDR B D44 AK5 SB\_DQ[44]  
DDR B D45 AK2 SB\_DQ[45]  
DDR B D46 AM4 SB\_DQ[46]  
DDR B D47 AM3 SB\_DQ[47]  
DDR B D48 AP3 SB\_DQ[48]  
DDR B D49 AN5 SB\_DQ[49]  
DDR B D50 AT4 SB\_DQ[50]  
DDR B D51 AN6 SB\_DQ[51]  
DDR B D52 AN4 SB\_DQ[52]  
DDR B D53 AN3 SB\_DQ[53]  
DDR B D54 AT8 SB\_DQ[54]  
DDR B D55 AT6 SB\_DQ[55]  
DDR B D56 AN7 SB\_DQ[56]  
DDR B D57 AP6 SB\_DQ[57]  
DDR B D58 AP8 SB\_DQ[58]  
DDR B D59 AT9 SB\_DQ[59]  
DDR B D60 AT7 SB\_DQ[60]  
DDR B D61 AP9 SB\_DQ[61]  
DDR B D62 AR10 SB\_DQ[62]  
DDR B D63 AT10 SB\_DQ[63]

DDR SYSTEM MEMORY - B

SB\_CK[0] W8 DDR B\_CLK0 12  
SB\_CK#0 W9 DDR B\_CLK0# 12  
SB\_CKE[0] M3 DDR B\_CKE0 12  
  
SB\_CK[1] V7 DDR B\_CLK1 12  
SB\_CK#1 V6 DDR B\_CLK1# 12  
SB\_CKE[1] M2 DDR B\_CKE1 12  
  
SB\_CS#0 AB8 DDR B\_CS0# 12  
SB\_CS#1 AD6 DDR B\_CS1# 12  
  
SB\_ODT[0] AC7 DDR B\_ODT0 12  
SB\_ODT[1] AD1 DDR B\_ODT1 12  
  
SB\_DM[0] D4 DDR B\_DM0  
SB\_DM[1] E1 DDR B\_DM1  
SB\_DM[2] H3 DDR B\_DM2  
SB\_DM[3] K1 DDR B\_DM3  
SB\_DM[4] AH1 DDR B\_DM4  
SB\_DM[5] AL2 DDR B\_DM5  
SB\_DM[6] AR4 DDR B\_DM6  
SB\_DM[7] AT8 DDR B\_DM7  
  
SB\_DQS#0 D5 DDR B\_DQS0  
SB\_DQS#1 E4 DDR B\_DQS1  
SB\_DQS#2 J4 DDR B\_DQS2  
SB\_DQS#3 L4 DDR B\_DQS3  
SB\_DQS#4 AH2 DDR B\_DQS4  
SB\_DQS#5 AL4 DDR B\_DQS5  
SB\_DQS#6 AR5 DDR B\_DQS6  
SB\_DQS#7 AR8 DDR B\_DQS7  
  
SB\_DOS[0] C5 DDR B\_DOS0  
SB\_DOS[1] E3 DDR B\_DOS1  
SB\_DOS[2] H4 DDR B\_DOS2  
SB\_DOS[3] M5 DDR B\_DOS3  
SB\_DOS[4] AG2 DDR B\_DOS4  
SB\_DOS[5] AL5 DDR B\_DOS5  
SB\_DOS[6] AP5 DDR B\_DOS6  
SB\_DOS[7] AR7 DDR B\_DOS7  
  
SB\_MA[0] U5 DDR B\_MA0  
SB\_MA[1] V2 DDR B\_MA1  
SB\_MA[2] T5 DDR B\_MA2  
SB\_MA[3] V2 DDR B\_MA3  
SB\_MA[4] R1 DDR B\_MA4  
SB\_MA[5] T8 DDR B\_MA5  
SB\_MA[6] R2 DDR B\_MA6  
SB\_MA[7] R6 DDR B\_MA7  
SB\_MA[8] R4 DDR B\_MA8  
SB\_MA[9] R5 DDR B\_MA9  
SB\_MA[10] P3 DDR B\_MA10  
SB\_MA[11] R3 DDR B\_MA11  
SB\_MA[12] AE7 DDR B\_MA12  
SB\_MA[13] P5 DDR B\_MA13  
SB\_MA[14] N1 DDR B\_MA14  
SB\_MA[15] N1 DDR B\_MA15

IC:AUB\_CFD\_PGA,R0P9  
CONN@

11 DDR\_A\_BS0  
11 DDR\_A\_BS1  
11 DDR\_A\_BS2

DDR A BS0 AC3 SA\_BS[0]  
DDR A BS1 AB2 SA\_BS[1]  
DDR A BS2 U7 SA\_BS[2]

11 DDR\_A\_CAS#  
11 DDR\_A\_RAS#  
11 DDR\_A\_WE#

DDR A CAS# AE1C SA\_CAS#  
DDR A RAS# AB3C SA\_RAS#  
DDR A WE# AE9C SA\_WE#


12 DDR\_B\_BS0  
12 DDR\_B\_BS1  
12 DDR\_B\_BS2

DDR B BS0 AB1 SB\_BS[0]  
DDR B BS1 W5 SB\_BS[1]  
DDR B BS2 R7 SB\_BS[2]

12 DDR\_B\_CAS#  
12 DDR\_B\_RAS#  
12 DDR\_B\_WE#

DDR B CAS# AC5C SB\_CAS#  
DDR B RAS# Y7C SB\_RAS#  
DDR B WE# AC6C SB\_WE#

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (3/6) DDRIII	
Size B	Document Number	Date:		Rev	0.1
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		Sheet	7 of 61



**WW15 MOW**  
Peak 21A  
Continuous 18A

1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES

3/3 Follow Module design

3/12 Follow Module design

3/3 Follow Module design

C5C (Current Sense Configuration) 8/25

(Place these capacitors between inductor and socket on Bottom)

(Place these capacitors under CPU socket, top layer)

(Place these capacitors on CPU cavity, Bottom Layer)

(Place these capacitors on CPU cavity, Bottom Layer)

(Place these capacitors on CPU cavity, Bottom Layer)

4 x 470uF(6mohm@100kHz; 4.0mohm@SRF)

TOP side (under inductor)

**VTT Rail**  
Auburndale +1.1VS\_VTT=1.05V  
Clarksfield +1.1VS\_VTT=1.1V

change to SGA0001Q80 DVT

+CPU-CORE Decoupling	C,uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X470uF	4m ohm/4	2X470uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	


IC:AUB\_CFD\_PGA\_R0P9  
CONN@

Security Classification	Compal Secret Data	
Issued Date	2009/02/04	Deciphered Date
		2010/02/04




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
PROCESSOR (4/6) PWR,Bypass			
Size	Document Number	Rev	
Custom	NBLB2 M/B LA-5412P Schematic	0.1	
Date:	Tuesday, November 17, 2009	Sheet	8 of 61









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor (5/6) PWR
Size Custom	Document Number	Rev		
	NBLB2 M/B LA-5412P Schematic	0.1		
Date:	Tuesday, November 17, 2009	Sheet	9	of 61




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (6/6) VSS& FAN	
Size Custom	Document Number	Date:		Rev	
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		0.1	
Sheet				10 of 61	



**Layout Note:**  
Place near JP2



**Layout Note:**  
Place near JP2.203 & JP2.204




**DDR3 SO-DIMM A Standard Type**

Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	DDR3III-SODIMM SLOT1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.1
				NBLB2 M/B LA-5412P Schematic	
				Date:	Tuesday, November 17, 2009
				Sheet	11 of 61


- 7 DDR\_B\_DQS#0..7
- 7 DDR\_B\_DQ0..63
- 7 DDR\_B\_DM0..7
- 7 DDR\_B\_DQS#0..7
- 7 DDR\_B\_MA0..15

2008/9/8 #400755  
 Calpella Clarksfield  
 DDR3 SO-DIMM  
 VREFDQ Platform  
 Design Guide Change Details




**Layout Note:**  
Place near JP3

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA





**Layout Note:**  
Place near JP3.203 & JP3.204







Security Classification	Compal Secret Data		2010/02/04
Issued Date	2009/02/04	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title DDR3II-SODIMM SLOT2			
Size	Document Number	Rev	
	NBLB2 M/B LA-5412P Schematic	0.1	
Date:	Tuesday, November 17, 2009	Sheet	12 of 61

**DDR3 SO-DIMM B Standard Type**



the same with M86




























Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2009/02/24	Deciphered Date	2009/07/15	Title	
				M96- PCIE Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				NBLB2 M/B LA-5412P Schematic	
				Date: Tuesday, November 17, 2009	Rev 0.1
				Sheet 13	of 61

Strap Name	GPIO	Pin Straps description	Default Value
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop) 0: Advertisers the PCI-E device as 2.5 GT/s capable at power-on 1: Advertisers the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
BIF_GEN2_EN	GPIO2	Reserved	0
GPIO23	GPIO21	Reserved	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : memory apertures a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	1
GENERICC H2SYNC	Reserved	Reserved	0
VIP_DEVICE_STRAP_EN	V2SYNC	Reserved	0

MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3
1	0	0	0
0	0	0	0

Location	MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3
VRAM	1	0	0	0
HYNIX	0	0	0	0

Strap Name	GPIO	Pin Straps description	Default Value
TXCAP_DPA3P	GPIO24	TXCAP_DPA3P	0
TXCAP_DPA3N	GPIO25	TXCAP_DPA3N	0
TX0P_DPA2P	GPIO26	TX0P_DPA2P	0
TX0M_DPA2N	GPIO27	TX0M_DPA2N	0
TX1P_DPA1P	GPIO28	TX1P_DPA1P	0
TX1M_DPA1N	GPIO29	TX1M_DPA1N	0
TX2P_DPA0P	GPIO30	TX2P_DPA0P	0
TX2M_DPA0N	GPIO31	TX2M_DPA0N	0
TXCBP_DP83P	GPIO32	TXCBP_DP83P	0
TXCBM_DP83N	GPIO33	TXCBM_DP83N	0
TX3P_DP82P	GPIO34	TX3P_DP82P	0
TX3M_DP82N	GPIO35	TX3M_DP82N	0
TX4P_DP81P	GPIO36	TX4P_DP81P	0
TX4M_DP81N	GPIO37	TX4M_DP81N	0
TX5P_DP80P	GPIO38	TX5P_DP80P	0
TX5M_DP80N	GPIO39	TX5M_DP80N	0



**External VGA Thermal Sensor**

**03/06 Updated by Tock**

Location	MEM_ID0	MEM_ID1	MEM_ID2	MEM_ID3
VRAM	1	0	0	0
HYNIX	0	0	0	0


**06/09 DVT, soft start**

**PWR Sequence**

**4/24 ATI suggest**

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/24	Deciphered Date	2010/02/24	Title
				M96 PCIe,LVDS,GPIO,CLK
				Size   Document Number
				NBLB2 M/B LA-5412P Schematic
				Rev 0.1
				Date: Tuesday, November 17, 2009   Sheet 14 of 61


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



item 01, Bom structure from M97@ to mount 05/06  
 item 01, Bom structure to MAD@ 0827

Note:  
 route 50ohms single-ended/100ohms diff  
 and keep short  
 REF137-03 suggest

Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/24	Deciphered Date	2010/02/24	Compal Electronics, Inc.	
				M96 Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	NBLB2 M/B LA-5412P Schematic			0.1	
Date:	Tuesday, November 17, 2009	Sheet	15	of 61	



10/22 Modify to NC by Vivian

220 Ohm@100Mhz, 3A  
CRB recommend 470 Ohm, 1A

2A  
+VGA\_CORE  
C2 470U\_D2E\_2.5VM\_R9

100mA  
VDD CT #1  
VDD CT #3

300mA  
VDDR4\_5

60mA  
PCIE\_PVDD  
500mA  
MPV18


75mA  
SPV18  
120mA  
SPV19

change to 1.1VS  
Item 16, Add # M98 add L7\_05/06  
Rual: L7, change power plane to VGA\_Core!

220 Ohm@100Mhz, 3A  
CRB recommend 470 Ohm, 1A  
L6 can change small current.



Security Classification	Compal Secret Data		Date
Issued Date	2009/02/24	Deciphered Date	2010/02/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPATENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
<b>Compal Electronics, Inc.</b> <b>M97 Power_GND</b>			Title <b>M97 Power_GND</b>
Size Custom Document Number <b>NBLB2 M/B LA-5412P Schematic</b>	Date Tuesday, November 17, 2009	Sheet <b>16</b>	Rev <b>0.1</b>









There is no use on DPB/DPC/DPD,DPB\_VDD10, DPC\_VDD10, DPD\_VDD10, DPB\_PVDD, DPC\_PVDD and DPD\_PVDD can be powered without filter


Security Classification		Compal Secret Data		Compal Electronics, Ltd.		
Issued Date	2009/02/24	Deciphered Date	2010/02/24	Title		
				M96		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NBLB2 M/B LA-5412P Schematic	0.1
				Date:	Friday, November 13, 2009	Sheet 17 of 61



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/24	Deciphered Date	2010/02/24	NBLB2 M/B LA-5412P Schematic	
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
10/22 Add C1554 and close to U8 and U9				Customer	0.1
Date: Tuesday, November 17, 2009				Sheet	18 of 61









Need check part number








10/22 Add C155 and close to U10 and U11

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/24	Deciphered Date	2010/02/24	Title	VRAM DDRA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	NBLB2 M/B LA-5412P Schematic	0.1			
Date:	Tuesday, November 17, 2009	Sheet	19	of 61	



DVT, change HDMI detec 06/09



Security Classification		Compal Secret Data	
Issued Date	2009/02/04	Deciphered Date	2010/02/04
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Compal Electronics, Ltd.		HDMI Conn	
Title	HDMI Conn		
Size Custom	Document Number	Rev	
	NBLB2 M/B LA-5412P Schematic	0.1	
Date:	Tuesday, November 17, 2009	Sheet	20 of 61

# CRT Connector

Checklist recommend: 2-pole filter on R/G/B signals  
**C - L - C - L - C**  
 10p - 47 Ohm/100MHz - 22p - 47 Ohm/100MHz - 10p




12/15 Modified. Note L26-L30 are 0 Ohm resistors (IFTXX)

Change PCB footprint of L45/ L47/ L49 from L\_0603 to R\_0603




Place closed to chipset

Change PCB footprint of L50/L51 from L\_0603 to R\_0603



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NBLB2 M/B LA-5412P Schematic	
Date: Tuesday, November 17, 2009				Rev 0.1	

# LCD POWER CIRCUIT





For EMI  
Plac C484 close to JLVD52






Change PCB footprint of L22/L23 from L\_0805 to R\_0805

NBLB2 M/B LA-5412P Schematic



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, November 17, 2009	Sheet	22	of 61




### Clock Generator



PIN	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz









SATA for HDD1

SATA for ODD

Project ID table

	ID1	ID0
DIS	0	0
SG	0	1
UMA	1	1

PCH_PIN	RefDes	PCH_JTAG		
		ES1	ES2	MP
PCH_JTAG_TDO	R369	No Install	200ohm	No Install
	R370	No Install	100ohm	No Install
PCH_JTAG_TMS	R364	200ohm	200ohm	No Install
	R366	100ohm	100ohm	No Install
PCH_JTAG_TDI	R372	200ohm	200ohm	No Install
	R373	100ohm	100ohm	No Install
PCH_JTAG_TCK	R380	51ohm	51ohm	51ohm
	R376	20Kohm	20Kohm	No Install
PCH_JTAG_RST#	R378	10Kohm	10Kohm	No Install



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (1/9) SATA,HDA,SPI, LPC	
Size Custom	Document Number	Date:		Sheet	Rev
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		24	0.1
				of	61



For Express Card

For Wireless LAN

For PCIE LAN

For 3G Card

For Wireless LAN

For PCIE LAN

For 3G Card


U18B

REV1.0

PCI-E 1

From CLK BUFFER

Clock Flex





1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP

3/16 Add by Vivian(follow Intel's comment)

2/28 Follow Module design Rev1.0

3/20 Remove by Vivian







Project ID		
ID1	ID0	Project
0	0	Future
0	1	JV

2008/1/6 2009MOW01 change to 22 ohm





3/16 Change R408/R409 to 2.2K ohm(follow Intel's comment)

3/16 Add R761/R762 to 2.2K ohm(follow Intel's comment)



Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/9) PCIE, SMBUS, CLK		Size		
				Document Number		Rev		
				NBLS2 M/B LA-5412P Schematic		0.1		
				Date:		Tuesday, November 17, 2009		
				Sheet		25 of 61		




System Power Management



Not used Integrated LAN,  
 connecting LAN\_RST# to GND





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
				PCH (3/9) DMI, FDI, PM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom	Document Number	Rev	
		NBLB2 M/B LA-5412P Schematic		0.1	
Date:	Tuesday, November 17, 2009	Sheet	26	of 61	



Clapella DG 1.1 Page 197

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				NBLB2 M/B LA-5412P Schematic	
				Date:	Tuesday, November 17, 2009
				Sheet	27 of 61
				Rev	0.1



DIS GPU select, low active  
 I: to VGA chip  
 H: to PCH



modify on 08/20



2008/1/6 2009MOW01 change to 22 ohm


Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default




CheckList1.0 1.23.2  
 Braidwood Disable

3/16 Follow Intel's comment







Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



OC[0..3] use for EHCI 1  
 OC[4..7] use for EHCI 2

Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Compal Electronics, Inc.	
				PCH (5/9) PCI, USB, VRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date:		Sheet	Rev
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		28	0.1
				of	61




2/28 Follow Module design Rev1.0

WW46 Platform/Design Updates  
2008/11/17 54.9 1% ->56 5%

REV1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Sheet
				Tuesday, November 17, 2009	29 of 61



All Ibox Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails

DG 0.8 is 1uH Inductor (Page 291)  
Have Internal VRM (DG0.8 Page 293)

Follow Intel suggestion 8/21


DG 0.8 is 1uH Inductor (Page 291)  
Have Internal VRM (DG0.8 Page 293)

CRB 0.9 is 180 ohm @ 100MHz  
DG0.8 is 600 ohm FB (Page 290)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
				PCH (7/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number			Rev	0.1
Date:	Friday, November 13, 2009	Sheet	30	of	61

DG 0.8 is 10uH Inductor (Page 290)  
Have Internal VRM (DG0.8 Page 293)

All Ibox Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	PCH (8/9) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Rev			
	NBLB2 M/B LA-5412P Schematic	0.1			
Date:	Friday, November 13, 2009	Sheet	31	of	61

U18I		
AY7	VSS[159]	VSS[259]
B11	VSS[160]	H5
B15	VSS[161]	J24
B19	VSS[162]	K11
B23	VSS[163]	K43
B31	VSS[164]	K47
B35	VSS[165]	K7
B39	VSS[166]	L14
B43	VSS[167]	L18
B47	VSS[168]	L2
B7	VSS[169]	L22
BG12	VSS[170]	L32
BB12	VSS[171]	L36
BB16	VSS[172]	L40
BB20	VSS[173]	L52
BB24	VSS[174]	M12
BB30	VSS[175]	M16
BB34	VSS[176]	M20
BB38	VSS[177]	N38
BB42	VSS[178]	M34
BB46	VSS[179]	M38
BB50	VSS[180]	M42
BC10	VSS[181]	M46
BC14	VSS[182]	M49
BC18	VSS[183]	M5
BC2	VSS[184]	M8
BC22	VSS[185]	N24
BC26	VSS[186]	P11
BC36	VSS[187]	AD15
BC40	VSS[188]	P22
BC44	VSS[189]	P30
BC52	VSS[190]	P32
BH9	VSS[191]	AD34
BD48	VSS[192]	P34
BD49	VSS[193]	P42
BD5	VSS[194]	P46
BE12	VSS[195]	P47
BE16	VSS[196]	R2
BE20	VSS[197]	AD49
BE24	VSS[198]	R52
BE30	VSS[199]	AE2
BE34	VSS[200]	T12
BE38	VSS[201]	AE4
BE42	VSS[202]	T41
BE46	VSS[203]	AE12
BE48	VSS[204]	T46
BE50	VSS[205]	Y13
BE5	VSS[206]	AH49
BF3	VSS[207]	T5
BF49	VSS[208]	AU4
BF51	VSS[209]	U30
BG18	VSS[210]	AF35
BG24	VSS[211]	U31
BG4	VSS[212]	U32
BG50	VSS[213]	U34
BH11	VSS[214]	U37
BH15	VSS[215]	U38
BH19	VSS[216]	U43
BH23	VSS[217]	P38
BH31	VSS[218]	V11
BH35	VSS[219]	AF49
BH39	VSS[220]	AF5
BH43	VSS[221]	AF8
BH47	VSS[222]	AG2
BH7	VSS[223]	V22
C12	VSS[224]	AH11
C50	VSS[225]	AH15
D51	VSS[226]	AH16
E12	VSS[227]	AH24
E16	VSS[228]	AH32
E20	VSS[229]	AV18
E24	VSS[230]	V43
E30	VSS[231]	V45
E34	VSS[232]	V46
E38	VSS[233]	A119
E42	VSS[234]	A12
E46	VSS[235]	A120
E48	VSS[236]	A122
E6	VSS[237]	A128
E8	VSS[238]	A132
F49	VSS[239]	A134
F5	VSS[240]	A15
G10	VSS[241]	A19
G14	VSS[242]	A26
G18	VSS[243]	A28
G2	VSS[244]	A32
G22	VSS[245]	A34
G32	VSS[246]	A38
G36	VSS[247]	A44
G40	VSS[248]	A47
G44	VSS[249]	A48
G52	VSS[250]	A52
AF39	VSS[251]	A54
H16	VSS[252]	A58
H20	VSS[253]	A64
H30	VSS[254]	A68
H34	VSS[255]	A72
H38	VSS[256]	A74
H42	VSS[257]	A78
	VSS[258]	A82

REV1.0

IBEXPEAK-M\_FCBGA1071-D

U18H		
AB16	VSS[0]	VSS[80]
AA19	VSS[1]	AK30
AA20	VSS[2]	AK31
AA22	VSS[3]	AK32
AM19	VSS[4]	AK34
AA24	VSS[5]	AK35
L14	VSS[6]	AK38
L18	VSS[7]	AK43
AA30	VSS[8]	AK46
AA31	VSS[9]	AK49
AA32	VSS[10]	AK5
AB11	VSS[11]	AK8
AB15	VSS[12]	AL2
AB23	VSS[13]	AL52
AB30	VSS[14]	AM11
AB31	VSS[15]	AM2
AB32	VSS[16]	AM24
AB39	VSS[17]	AM20
AB43	VSS[18]	AM22
AB47	VSS[19]	AM24
AB5	VSS[20]	AM26
AB8	VSS[21]	AM28
AC2	VSS[22]	BA42
AC52	VSS[23]	AM30
AD11	VSS[24]	AM31
AD12	VSS[25]	AM32
AD16	VSS[26]	AM34
AD23	VSS[27]	AM35
AD30	VSS[28]	AM38
AD31	VSS[29]	AM39
AD32	VSS[30]	AM42
AD34	VSS[31]	AM49
AU22	VSS[32]	AM46
AD42	VSS[33]	AV22
AD46	VSS[34]	AM7
AD49	VSS[35]	AA50
R52	VSS[36]	BB10
T12	VSS[37]	AN32
AE4	VSS[38]	AN34
T46	VSS[39]	AN52
Y13	VSS[40]	AP12
AH49	VSS[41]	AP42
AU4	VSS[42]	AP46
AF35	VSS[43]	AP49
U30	VSS[44]	AP5
AP13	VSS[45]	AR2
AN34	VSS[46]	AR52
U32	VSS[47]	AT11
U34	VSS[48]	BA12
AF45	VSS[49]	AH48
AF46	VSS[50]	AT32
V11	VSS[51]	AT36
AF49	VSS[52]	AT41
AF5	VSS[53]	AT47
V19	VSS[54]	AT7
AG2	VSS[55]	AV12
V22	VSS[56]	AV16
AH11	VSS[57]	AV20
AH15	VSS[58]	AV30
AH16	VSS[59]	AV34
AH24	VSS[60]	AV38
AH32	VSS[61]	AV42
AV18	VSS[62]	AV46
V43	VSS[63]	AV49
AH43	VSS[64]	AV5
AH47	VSS[65]	AV8
AH7	VSS[66]	AW14
A119	VSS[67]	AW18
V47	VSS[68]	AW2
A12	VSS[69]	AW32
A120	VSS[70]	AW36
A122	VSS[71]	AW40
A128	VSS[72]	AW52
A132	VSS[73]	AY11
A134	VSS[74]	AY43
A15	VSS[75]	AY47
A19	VSS[76]	
A26	VSS[77]	
A28	VSS[78]	
A32	VSS[79]	

REV1.0


IBEXPEAK-M\_FCBGA1071-D

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (9/9) VSS & PCH XDP Port		Rev 0.1
Size Custom	Document Number	Date:	Friday, November 13, 2009	Sheet	32	of 61
NBLB2 M/B LA-5412P Schematic						




SATA ODD Conn.

Copy JAL90 Symbol



SATA HDD Conn.







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title HDD & ODD Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NBLB2 M/B LA-5412P Schematic	Rev 0.1
Date: Tuesday, November 17, 2009				Sheet	33	of 61



**SD,MMC,MS muti-function pin define**

MDIO PIN Name	SD Card PIN Name	MMC Card PIN Name	MS Card PIN Name
SP1			
SP2	SDWP#		
SP3	SDCD#		
SP4	SDCDAT1		MSWR
SP5			MSBS
SP6			MSCDAT1
SP7	SDCDAT0		MSCDAT0
SP8	SDCDAT7		MSCDAT2
SP9			MS_INS#
SP10	SDCDAT6		MSCDAT3
SP11	SDCCLK		MSCCLK
SP12	SDCDAT5		MSCDAT6
SP13	SDCDAT4		MSCDAT7
SP14			
SP15	SDCDAT3		
SP16	SDCDAT2		
SP17			
SP18			
SP19			

**Realtek Recommend**




**AV\_PLL 20mil (+1.8V internal regulator)**







**S IC RTS5159-GR LQFP 48P CARD READER**











2/17 Change Part number of U25 from SA00001NK10 to SA00002YP00






Add C822 4.7u and reserve C808 10u for cost down Michael 2008/5/30



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	RTS5159 Cardreader	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size Custom	Document Number	Date:		Sheet	Rev
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		34 of 61	0.1





02/25 Change PN of U26 from SA000038N00 to SA000031Z00  
 3/30 Remove U25 when use AR8132




If overclocking, RL19, LL2 stuffed and RL18 removed.  
 If not overclocking, RL18, LL2 stuffed and RL19 removed.  
 AR8131: LL2=0ohm (more power saving mode)

Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Atheros AR8131
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
Custom	NBLB2 M/B LA-5412P Schematic	Sheet 35 of 61		0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				NBLB2 M/B LA-5412P Schematic	
Date:		Sheet	36	of	61


# Mini-Express Card for TV Tuner



Vcc 3.3V +/- 8%  
Peak Icc 2750mA  
with max supply droop 50mA  
Average Icc 1000mA



# Mini-Express Card for WLAN



Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Mini-Card/Kill SWITCH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
Custom	NBLB2 M/B LA-5412P Schematic	37	0.1	Date: Tuesday, November 17, 2009   Sheet 37 of 61	

A

B

C

D

E

1

1

2

2

3

3

4

4

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	NEW CARD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NBLB2 M/B LA-5412P Schematic	Rev 0.1
				Date	Friday, November 13, 2009	Sheet 38 of 61

A

B








C

D

E

Board ID table, in EVT and EVT2 phase, it is NA 09-03



	MB2_ID	MB1_ID
DVT	0	1
DVT_R	0	0
PVT	1	0
MP	1	1



2/26 Copy KFT (avoid for LED random turn off issue)


06/09 DVT ice add

06/25 DVT ice add



KB926QFD3 LQFP 128P

1/15 Use KB926D3




3/26 Change color of LED1 from Blue to Amber  
4/1 Change color of LED1 from Amber to Blue

Security Classification	Compal Secret Data	
Issued Date	2009/02/04	Deciphered Date
		2010/02/04


Compal Electronics, Inc.		
ENE-KB926		
Size	Document Number	Rev
Customer	NBLB2 M/B LA-5412P Schematic	0.1
Date:	Tuesday, November 17, 2009	Sheet 39 of 61

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


# INT\_KBD Conn.




## Power USB Board Conn





## Conductive board conn



## Kill SWITCH



## LED Board Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
				KB/SW/PW/Fun Conn	
Size B	Document Number	Date:		Rev	
	NBLB2 M/B LA-5412P Schematic	Tuesday, November 17, 2009		0.1	
				Sheet 40 of 61	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




# 16M SPI ROM

For EC+BIOS+VBIOS




12/28 Add

- 0206 => change PN to SA00001N800
- 12/19 change pn to SA00001MP00 (original part EOL)
- 12/25 change back to SA024160140 (Samples can not on time)




10/20 Change value of U32 to MX25L1605AM2C-12G SO8  
12/15 change from 15 to 0 ohm'




DVTFor EMI add 6/23

## Bluetooth Conn.

Need to check BT pin definition again!  
9/20 modified this block




## To TP/B Conn.



Update Footprint

Left Switch

Right Switch




4/2 Add by Vivian


change PN to SN100002Y00  
PVT 0810

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
				BIOS, TP & BT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	NBLB2 M/B LA-5412P Schematic		Rev
Date:	Tuesday, November 17, 2009	Sheet	41	of	61


**ON/OFF switch**



**FOR LPC DEBUG PORT**




**USB IO 2 Conn.**




**CIR**


11/03 Modify symbol to SCR00000H00 by Vivian  
3/30 Change part number of IR1 from SCR00000H00 to SCR00000E00



**USB IO Conn.**




**Lid Switch**





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power OK/Lid/Front,IO,DB Conn	
Size	Document Number	NBLB2 M/B LA-5412P Schematic		Rev	0.1
B				Date:	Tuesday, November 17, 2009
				Sheet	42 of 61


DVT, add power good signal, 0619





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
				RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	
Custom	NBLB2 M/B LA-5412P Schematic			0.1	
Date:	Tuesday, November 17, 2009	Sheet	43	of	61



**HD Audio Codec**









DVT For EMI add 6/23









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec ALC272	
Size B	Document Number	NBLB2 M/B LA-5412P Schematic		Rev	0.1
Date	Tuesday, November 17, 2009	Sheet	44	of 61	

GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MIC & Amplifier & Audio Jack	
Size	Document Number	NBLB2 M/B LA-5412P Schematic		Rev	0.1
Date:	Tuesday, November 17, 2009	Sheet	45	of	61


11/27 Add screw for layout request




11/27 Add screw for layout request

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom NBLB1 M/B LA-5411P Schematic Rev 0.1
Date:	Friday, November 13, 2009	Sheet	46 of 61	

### Camera Conn




### Finger Print board



### TPM 1.2

Let C1206 close pin 24  
Let C1207 close pin 10

### Copy IFT




Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	MDC/LED/Camera/FP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, November 17, 2009	Sheet	47	of 61


Security Classification: Compal Secret Data  
 Issued Date: 2009/02/04  
 Deciphered Date: 2010/02/04  
 Title: MDC/LED/Camera/FP  
 Document Number: NBLB2 M/B LA-5412P Schematic  
 Rev: 0.1  
 Date: Tuesday, November 17, 2009  
 Sheet: 47 of 61

### TPM X76 Information

X76 P/N	Vendor	Location	Bom Structure
X7611630L07	Infineon	C717,C718,R698,R702,R703,U32,X3	IN_TPM@
X7611630L08	Winbond	C724,U32	WB_TPM@

### LED






Security Classification	Compal Secret Data		Title		
Issued Date	2009/02/04	Deciphered Date	2010/02/04	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NBLB2 M/B LA-5412P Schematic
Date:	Tuesday, November 17, 2009	Sheet	48	of	61




DC301001Y00



**RTC Battery**

Change BATT1 P/N : SP093PA0200 (Panasonic)  
SP093MX0000 (MAXELL)

9/29 modified to follow ISKAA



9/29 Checked. Same as HEL80's

Reserve another location

BOM structure comment


@ ==>unpop

NV@==>Nvidia sku only


M97@==>ATI sku only

06/24 Rual remove BATT2!

**SP093MX0000**



For Arrandale use



**Precharge detector  
15.97V/14.84V FOR  
ADAPTOR**


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		DCIN & DETECTOR	
2009/02/04		2010/02/04		MB Schematic	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:		Sheet	Rev
Custom	MB Schematic	Tuesday, November 17, 2009		49	0.1
				of	61

**Compal Electronics, Inc.**



**DCIN & DETECTOR**

Tuesday, November 17, 2009 | Sheet 49 of 61


DC040003600




PH1 under CPU bottom side :  
 CPU thermal protection at 92 degree C  
 Recovery at 70 degree C



**Vin Detector**  
 High 18.384 17.901 17.430  
 Low 17.728 17.257 16.976



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				MB Schematic
				Rev 0.1
Date: Tuesday, November 17, 2009				Sheet 50 of 61




$I_{ada} = 0 \sim 4.74A (90W)$     $CP = 92\% * I_{ada}$ ;    $CP = 4.312A$

CP mode  
 $V_{aclm} = 2.39 * (20K // 152K // (20K // 152K + 24K // 152K)) = 1.09986V$   
 $I_{input} = (1 / 0.02) * ((0.05 * V_{aclm}) / 2.39 + 0.05)$   
 where  $V_{aclm} = 1.09986V$ ,  $I_{input} = 3.65A$

CC=0.25A~3A  
 $I_{REF} = 1.016 * I_{charge}$   
 $I_{REF} = 0.254V \sim 3.048V$   
 VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V



CELLS	VDD	GND	Float
CELL number	4	3	2


CHGVADJ	Pre Cell
3.3V	4.35V
0V	4V

"CHGVADJ" connect to EC DA pin  
**LI-3S : 13.5V --- BATT-OVP=1.5V**  
**BATT-OVP=0.1112\*BATT+**


IREF	Current
2.968V	3A

$I_{ocp} = I_v + I/2$ ;  $I_v = (5uA * 301K) / (10 * 18m) = 8.36A$   
 $I = (19 - 3.3) * 3.3 / 19 * 4.7UH * 300K = 1.93A$   $I_{ocp} = 8.36 + 1.93 / 2 = 9.32A$

$I_{ocp} = (I_v + I/2) / 1.3$ ;  
 $I_v = (5uA * 301K) / (10 * 18m) = 8.36A$  ;  
 $I = (19 - 5) * 5 / 19 * 4.7UH * 400K = 1.96A$ ;  
 $I_{ocp} = (8.36 + 1.96 / 2) = 9.34A$




Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Tuesday, November 17, 2009	Sheet	52	of 61



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5V/VCCP/0.75V
Size	Document Number	MB Schematic		Rev
Custom				0.1
Date:	Tuesday, November 17, 2009	Sheet	53	of 61

**Layout Note:**  
Place near high-side MOS Drain  
and low-side MOS Source



**Layout Note:**  
Close IC

**Layout Note:**  
Close IC





**Material Note:**  
330uF/6 mΩ, number  
are 3, Power 1, HW 2

**I<sub>max</sub>=18.0A**  
**I<sub>peak</sub>=21.0A**  
**I<sub>ocp</sub>=25.2A**


Voltage Select

VID	Vout
High	1.05 V
Low	1.1 V

Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	+1.1VS VTT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MB Schematic	
Date:	Tuesday, November 17, 2009	Sheet	54	of	61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title	VGA CORE/1.8V/1.1V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	MB Schematic		Rev	0.1
Date:	Tuesday, November 17, 2009	Sheet	55	of	61




GPU_VID1	GPU_VID0	VGA_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
0	0	0.9V


Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	VGA CORE/1.1VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custor
Date: Tuesday, November 17, 2009				Document Number <b>MB Schematic</b>
ISheet 56 of 61				Rev 0.1



PH0	PH1	# of PH
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD






$$I_{ocp} = RTEIP * ITRIP / RDS(ON) + 1/2 I = 16.5K * 9u / 15m + 1.64/2 = 10.72A$$

VFB=0.75V

Ipeak=4A

VID1	VID0 (GPIO6)	VDDC
0	0	1.12V
0	1	1.07V
1	0	1.05V
1	1	0.95V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title ATI VDDC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number MB Schematic
				Rev 0.1
Date: Tuesday, November 17, 2009				Sheet 58 of 61



GFX\_CORE  
 Freq.=300KHz  
 I<sub>max</sub>=15.40A  
 I<sub>peak</sub>=22.00A  
 I<sub>ocp</sub>=24.5A  
 LL=7m ohm  
 C<sub>esr</sub>=6 mOHM

Layout Note:  
 Place near Choke

Material Note:  
 330uF/6 mΩ, number are 3,  
 PW  
 1, HW 1, 1 of HW is backup

- UMA@PR670 0.0402 5% 2 GFXVR\_VID\_0
- UMA@PR671 0.0402 5% 2 GFXVR\_VID\_1
- UMA@PR672 0.0402 5% 2 GFXVR\_VID\_2
- UMA@PR673 0.0402 5% 2 GFXVR\_VID\_3
- UMA@PR674 0.0402 5% 2 GFXVR\_VID\_4
- UMA@PR675 0.0402 5% 2 GFXVR\_VID\_5
- UMA@PR676 0.0402 5% 2 GFXVR\_VID\_6
- UMA@PR677 0.0402 5% 2 GFXVR\_EN
- UMA@PR678 0.0402 5% 2 GFXVR\_DPRSLPVR
- UMA@PR679 0.0402 5% 2
- UMA@PR680 0.0402 5% 2
- UMA@PR681 0.0402 5% 2

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE MB Schematic Rev 0.1
Date:	Tuesday, November 17, 2009	Sheet	99	of 61

Version change list (P.I.R. List)

Item	Category	Modify List	Requestor	PG#	Date	Comment	Phase
1	Change VGA chip from M97 to M96 as sourcer request		sourcer		2009/05/6		EVT2
2	connect EC_RST to PLT_RST	Add U37,R564,R560 and connect the BUF_RST1#	ice		2009/05/11		EVT2
3	change the footprint of C381-C386	Change from C_D2 to C_D2T	power		2009/05/12		EVT2
4	Remove R768 R769 from BOM	we do not use the Camer connector(JP14) so remove it.	ice_liu		2009/05/19		EVT2
5	3VS leakage issue(0.1V)	Remove R535 from BOM	TPE		2009/05/19		EVT2
6	Confirm the DDR_VREF schematic		TPE		2009/05/19		EVT2
7	Add soft start for +3vs_delay	add C201, R343	ice_liu	P14	2009/06/09		DVT
8	Add_RST# for Cap board	add net of ESB_RST#	ice_liu	P39	2009/06/09		DVT
9	Add PCH_CMOS_clear	change J5,J6 to PCH_RST#	ice_liu	P24	2009/06/09		DVT
10	Add +1.1VS option power for M96	Add J11	ice_liu		2009/06/09		DVT
11	change HDMI_DET for ATI suggestion	add R770,R771,Q40,Del R287,R285,R286,L38,C480	ice_liu	P20	2009/06/09		DVT
12	add option R for TPM_PP_pin	add R772	ice_liu	P47	2009/06/17		DVT
13	Add option R for PCIE_WAKE#for debug	Add R561	ice_liu	P35	2009/06/17		DVT
14	add division R for DC/DC MOS gate	change R672.R673/R674 to 47K,R344,R345,R346 to 200k	ice_liu	P48	2009/06/19		DVT
15	Add HAD_BITCLK_AUDIO termination	Add R616(33ohm)C735 (33pf) in BOM	EMI	P44	2009/06/19		DVT
16	Add option R on SUS_STAT# for debug	Add R727,R726	ice_liu	P47	2009/06/22		DVT
17	Add power good schematic	Add R720,R351,R681,R721,R722,R719,R728,R723,R724,R680,R770,R675,D40,Q42,Q44,(need modify to sot23 FP)Q47,Q51,Q48,Q50,u41	ice_liu	P43	2009/06/23		DVT
18	Add PCH_SPI_R termination	Add R729, C777	EMI	P41	2009/06/23		DVT
19	Add 0.01 uf C for EMI request	Add C480 SE068103K80 S CER CAP 0.01UF 25V K X7R 0402	EMI	P42	2009/06/24		DVT
20	Add C861 as EC sugesstion	add C861 in to BOM	EC	P39	2009/06/25		DVT
21	Add C778 close to U30.2 for EMI	Add C788	EMI	P42	2009/06/25		DVT
22	Change Crystal C for vendor suggestion	change C671 C672 from 15pf to 22 pf	Vendor	P39	2009/06/25		DVT
23	Board ID	Add R547 R547, Board ID is 01	ice_liu	P39	2009/06/26		DVT
24	CPU_CORE	Remove C377,C365,C366,C367 from BOM and change C381,C382,C383,C384 to SGA000010	power	P39	2009/06/27		DVT
25	add discharge in BOM	Add R682,R683,R684,R685,R686,Q37,Q34,Q32,Q33,Q36 in BOM	ice_liu	P8	2009/07/03		DVT

Security Classification	Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>PIR (PWR)</b> MB Schematic Rev 0.1
Date:	Friday, November 13, 2009	Sheet	60 of 61	

*Version change list (P.I.R. List)*

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Title	
Issued Date	2009/02/04	Deciphered Date	2010/02/04	<b>PIR (PWR)</b>	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	<b>MB Schematic</b>
Date:				Friday, November 13, 2009	Sheet 61 of 61