

Compal Confidential

PBL01


LA-6733P REV 0.3 Schematic


Intel Sandy Bridge/Cougar Point

DIS

2010-11-02 Rev. 0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
				Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, November 02, 2010
				Sheet	1 of 58
				Rev	0.3
				PBL01 LA6733P M/B	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Friday, October 08, 2010	0.3
				Sheet	3 of 58

Power Map

PBL01 LA6733P M/B

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

EC SM Bus1 address

Power	Device	Address
+3VALW	EC KB930	
+3VL	Smart Battery	0001 011x b


EC SM Bus2 address

Power	Device	Address
+3VS	EC KB930	
+3VS	GPU Thermal Sensor	
+3VALW	PCH	


PCH SM Bus address

Power	Device	Address
+3VALW	PCH	
+3VS	Clock Generator	1101 001x b
+3VS	DDR DIMMA	1001 000x b
+3VS	DDR DIMMB	1001 010x b
+3VS	Slot#1~WLAN	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B	Rev 0.3
				Date: Friday, October 08, 2010	Sheet 4 of 58	




Security Classification				Compal Secret Data		Title	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Size	Document Number	Customer	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	PBL01 LA6733P M/B		0.3
				Date:	Tuesday, November 02, 2010	Sheet	5 of 58




Processor side signals:

- Can be tied to GND (through 1K $\pm 5\%$ resistors); In addition, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1] can be ganged together with one resistor.
- If left as no connect, there is no functional impact, but power (~15 mW) may be wasted.



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

PCI EXPRESS* - GRAPHICS





PEG_ICOMPI and RCOMP signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms


PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	Sandy Bridge(2/6)-DMI/FDI/PEG/eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PBL01 LA6733P M/B
				Date	Tuesday, November 02, 2010
				Sheet	6 of 58
				Rev	0.3




Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge(3/6)-DDR III	
Size	Custom	Document Number	PBL01 LA6733P M/B	Rev	0.3
Date	Tuesday, November 02, 2010	Sheet	7	of	58




CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port








PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled










PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	Sandy Bridge(5/6) Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B
				Date	Tuesday, November 02, 2010
				Sheet	9 of 58
				Rev	0.3



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	DDRIII-SODIMMO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B
				Date: Tuesday, November 02, 2010	Rev 0.3







N12M-GE-B Performance Mode

Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0			1.0 V
P8-P12			0.85 V


N12P-GV1 Performance Mode

Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0 (Cold)			0.925 V
P0 (Hot)			0.875 V
P8-P12			0.825 V



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PBL01 LA6733P M/B	
				Date:	Tuesday, October 26, 2010
				Sheet	15 of 58






N12P-GV1-A1_BGA_973P
N12P@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA(5/12)-GND	
				Size	Document Number
				PBL01 LA6733P M/B	
				Date:	Monday, October 25, 2010
				Sheet	17 of 58
				Rev	0.3

20,21 MDA[0..63] ← MDA[0..63]





UV1B

Part 2 of 7

MEMORY INTERFACE

A



N12P-GV1-A1_BGA_973P

N12P@

Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA(6/12)-MEM Interface A	
				Size	Document Number
				PBL01 LA6733P M/B	
				Date:	Tuesday, November 02, 2010
				Sheet	18 of 58
				Rev	0.3

22.23 MDB[0..63] ← MDB[0..63]

MDB0 B13
MDB1 D13
MDB2 A13
MDB3 C16
MDB4 C16
MDB5 B16
MDB6 A17
MDB7 D16
MDB8 C13
MDB9 B11
MDB10 C11
MDB11 A11
MDB12 C10
MDB13 C8
MDB14 B8
MDB15 A8
MDB16 E8
MDB17 F8
MDB18 F10
MDB19 F9
MDB20 F12
MDB21 D8
MDB22 D11
MDB23 E11
MDB24 D12
MDB25 E13
MDB26 F13
MDB27 F14
MDB28 F15
MDB29 E16
MDB30 F16
MDB31 F17
MDB32 D29
MDB33 F27
MDB34 F28
MDB35 E28
MDB36 D26
MDB37 E25
MDB38 D24
MDB39 E25
MDB40 E32
MDB41 F32
MDB42 D33
MDB43 E31
MDB44 C33
MDB45 F29
MDB46 D30
MDB47 E29
MDB48 B29
MDB49 C31
MDB50 C29
MDB51 B31
MDB52 C32
MDB53 B32
MDB54 B35
MDB55 B34
MDB56 A29
MDB57 B28
MDB58 A28
MDB59 C28
MDB60 C26
MDB61 D25
MDB62 B25
MDB63 A25

UV1C
FBC_D0
FBC_D1
FBC_D2
FBC_D3
FBC_D4
FBC_D5
FBC_D6
FBC_D7
FBC_D8
FBC_D9
FBC_D10
FBC_D11
FBC_D12
FBC_D13
FBC_D14
FBC_D15
FBC_D16
FBC_D17
FBC_D18
FBC_D19
FBC_D20
FBC_D21
FBC_D22
FBC_D23
FBC_D24
FBC_D25
FBC_D26
FBC_D27
FBC_D28
FBC_D29
FBC_D30
FBC_D31
FBC_D32
FBC_D33
FBC_D34
FBC_D35
FBC_D36
FBC_D37
FBC_D38
FBC_D39
FBC_D40
FBC_D41
FBC_D42
FBC_D43
FBC_D44
FBC_D45
FBC_D46
FBC_D47
FBC_D48
FBC_D49
FBC_D50
FBC_D51
FBC_D52
FBC_D53
FBC_D54
FBC_D55
FBC_D56
FBC_D57
FBC_D58
FBC_D59
FBC_D60
FBC_D61
FBC_D62
FBC_D63

Part 3 of 7

MEMORY INTERFACE C

FBC_CMD0
FBC_CMD1
FBC_CMD2
FBC_CMD3
FBC_CMD4
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD18
FBC_CMD19
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_CMD27
FBC_CMD28
FBC_CMD29
FBC_CMD30
FBC_CMD31

FBC_DQM0
FBC_DQM1
FBC_DQM2
FBC_DQM3
FBC_DQM4
FBC_DQM5
FBC_DQM6
FBC_DQM7

FBC_DQS_RN0
FBC_DQS_RN1
FBC_DQS_RN2
FBC_DQS_RN3
FBC_DQS_RN4
FBC_DQS_RN5
FBC_DQS_RN6
FBC_DQS_RN7

FBC_DQS_WP0
FBC_DQS_WP1
FBC_DQS_WP2
FBC_DQS_WP3
FBC_DQS_WP4
FBC_DQS_WP5
FBC_DQS_WP6
FBC_DQS_WP7

FBC_WCK0
FBC_WCK0_N
FBC_WCK1
FBC_WCK1_N
FBC_WCK2
FBC_WCK2_N
FBC_WCK3
FBC_WCK3_N

FBC_CLK0
FBC_CLK0_N
FBC_CLK1
FBC_CLK1_N

F18 CMDB0
E19 CMDB2
D18 CMDB3
C17 CMDB4
F19 CMDB5
C19 CMDB6
B17 CMDB7
E20 CMDB8
B19 CMDB9
D20 CMDB10
A19 CMDB11
C20 CMDB12
F20 CMDB13
B20 CMDB14
G21 CMDB15
F22 CMDB16
F24 CMDB18
E23 CMDB19
C25 CMDB20
E21 CMDB21
E22 CMDB22
D21 CMDB23
A23 CMDB24
D22 CMDB25
B23 CMDB26
C22 CMDB27
B22 CMDB28
A22 CMDB29
A20 CMDB30
G20 CMDB30

A16 DQMB9
D10 DQMB1
E11 DQMB2
D15 DQMB3
D27 DQMB4
D34 DQMB5
A34 DQMB6
D28 DQMB7

C14 DQSB#0
B10 DQSB#1
D9 DQSB#2
E14 DQSB#3
E26 DQSB#4
D31 DQSB#5
A31 DQSB#6
A26 DQSB#7

C14 DQSB#0
A10 DQSB1
E10 DQSB2
D14 DQSB3
E26 DQSB4
D32 DQSB5
A32 DQSB6
B26 DQSB7

G14
G15
G11
G12
G27
G28
G24
G25

E17 CLKB0
D17 CLKB0#
D23 CLKB1
E23 CLKB1#

DQM8[7..0] 22.23

DQSB#7[0] 22.23

DQSB7[0] 22.23

CLKB0 22


CLKB0# 22

CLKB1 23

CLKB1# 23

Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	
CMD14	A14	A13
CMD30	A15	BA2





N12P-GV1-A1_BGA_973P


N12P@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA(7/12)-MEM Interface C	
Size		Document Number		PBL01 LA6733P M/B	
Date:		Tuesday, November 02, 2010		Sheet 19 of 58	
Rev		0.3			

	MDA[0..63]	18,21
	CMDA[30..0]	18,21
	DQMA[7..0]	18,21
	DQSA[7..0]	18,21
	DQSA#[7..0]	18,21





	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2



<http://hobi-elektronika.net>

Memory Partition A - Upper 32 bits





Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification				Compal Secret Data				Title			
Issued Date				2010/06/10				Deciphered Date			
2011/06/10								VGA(9/12)-VRAM A Upper			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PBL01 LA6733P M/B			
Date:				Tuesday, November 02, 2010				Sheet 21 of 58			



<http://hobi-elektronika.net>



	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Compal Electronics, Inc. VGA(10/12)-VRAM C Lower	
Issued Date	2010/06/10	Deciphered Date	2011/06/10		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Size	
				Document Number	
				PBL01 LA6733P M/B	Rev 0.3
				Date: Tuesday, November 02, 2010	Sheet 22 of 58



Memory Partition C - Upper 32 bits



Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	VGA(11/12)-VRAM C Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				PBL01 LA6733P M/B	
				Date: Tuesday, November 02, 2010	Rev 0.3
				Sheet 23	of 58



	DeviceID	ROM_SCLK	STRAP2
N12M-GE		Pull up 15K	Pull up 15K
N12P-GV1		Pull up 15K	Pull down 45K





Hynix H5TQ2G63BFR-12C SA00003VS00	1G	0110	PD 34.8K	SD034348280
Samsung K4W2G1646B-HC12 SA00003MQ40	1G	0111	PD 45.3K	SD034453280

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS	USER[3]	USER[2]	USER[1]	USER[0]



Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR		XCLK_417	
0	No VBIOS ROM	0	277MHz (Default)
1	BIOS ROM is present (Default)	1	Reserved
FB_0_BAR_SIZE		USER Straps	
0	256MB (Default)	User[3:0]	
1	Reserved	1000-1100	Customer defined
3GIO_PADCFG		PEX_PLL_EN_TERM	
3GIO_PADCFG[3:0]		0	Disable (Default)
0110	Notebook Default	1	Enable
SLOT_CLK_CFG			
0	GPU and MCH don't share a common reference clock		
1	GPU and MCH share a common reference clock (Default)		
SMBUS_ALT_ADDR		VGA_DEVICE	
0	0x9E (Default)	0	3D Device
1	0x9C (Multi-GPU usage)	1	VGA Device (Default)





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title VGA(12/12)-MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B
				Date: Tuesday, November 02, 2010	Rev 0.3
				Sheet 24	of 58






<http://hobi-elektronika.net>








<http://hobi-elektronika.net>



HDMI Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Connector	
Size		Document Number		Rev	
		PBL01 LA6733P M/B		0.3	
Date		Tuesday, November 02, 2010		Sheet 27 of 58	










HDA_SYNC


This signal has a weak internal pull down.
H=>On Die PLL is supplied by 1.5V
L=>On Die PLL is supplied by 1.8V

HDA_SDO


This signal has a weak internal pull down.
This signal can't PU





Project ID	GPIO21
★ 13"	0
14"	1




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/10				Deciphered Date			
2010/06/10				2011/06/10				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cougar Point(1/9)-HDA/SATA/XDP/RTC/SPI				Size			
								Document Number			
								PBL01 LA6733P M/B			
								Date			
								Tuesday, November 02, 2010			
								Sheet 28 of 58			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	Cougar Point(4/9)-CRT/LVDS/HDMI/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B
				Date	Monday, October 25, 2010
				Sheet	31 of 58
				Rev	0.3




Project ID	GPIO43	GPIO42	GPIO41
PBL00	0	0	0
PBL01	0	0	1
PBL10	0	1	0
PBL11	0	1	1
PBL20	1	0	0
PBL21	1	0	1




Boot BIOS Strap bit1 BBS1			
GNT1#/ GPIO51	Bit11	Bit10	Boot BIOS Destination
	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	UDC




Security Classification		Compal Secret Data		Compal Electronics, Inc. Cougar Point(5/9)-USB/PCI/NAND/STRAP	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B
				Date: Tuesday, November 02, 2010	Sheet 32 of 58





PCH_GPIO27 (Have internal Pull-High)
 ★High: VCCVRM VR Enable
 Low: VCCVRM VR Disable



GPIO28
 On-Die PLL Voltage Regulator
 This signal has a weak internal pull up
 ★ H : On-Die voltage regulator enable
 L : On-Die PLL Voltage Regulator disable




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cougar Point(6/9)-CPU/GPIO/MISC	
Size		Document Number		PBL01 LA6733P M/B	
Date		Tuesday, November 02, 2010		Sheet 33 of 58	
Rev		0.3			




Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cougar Point(9/9)-GND	
Size	Document Number	Rev		0.3	
Custom	PBL01 LA6733P M/B				
Date	Monday, October 25, 2010	Sheet	36	of	58

SATA HDD1 Conn.




13.3" HDD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	SATA-HDD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, November 02, 2010
				Sheet	37 of 58
				Rev	0.3


Slot 1 Half PCIe Mini Card-WLAN & BT3.0




Function Board
















HeadPhone/LINE Out JACK
Ext.MIC/LINE IN JACK







	RTL8105E	RTL8111E
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	1K ohm Pull-high	




LAN Conn.





Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>				
Issued Date		2010/06/10		Deciphered Date		2011/06/10		Title		
								PCIE-LAN-RTL8105E/8111E		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Rev 0.3
								Custom		
								Document Number		
								PBL01 LA6733P M/B		
Date:		Tuesday, November 02, 2010				Sheet		39 of 58		



Ext.MIC/LINE IN JACK




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	PORT-D (PIN 35, 36)	SPK out
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	Int. MIC
	10K	PORT-H (PIN 37)	
	5.1K	PORT-I (PIN 32, 33)	




KEYBOARD CONN.

For EMC

KSO10	1	2
C803	1	2
KSO11	1	2
C804	1	2
KSO12	1	2
C805	1	2
KSO15	1	2
C807	1	2
KSI7	1	2
C808	1	2
KSI2	1	2
C810	1	2
KSI3	1	2
C811	1	2
KSI4	1	2
C812	1	2
KSI5	1	2
C813	1	2
KSI6	1	2
C814	1	2
KSI1	1	2
C815	1	2
KSI6	1	2
C816	1	2
KSO2	1	2
C793	1	2
KSO1	1	2
C790	1	2
KSO4	1	2
C791	1	2
KSO3	1	2
C795	1	2
KSO5	1	2
C796	1	2
KSO14	1	2
C797	1	2
KSO6	1	2
C798	1	2
KSO7	1	2
C799	1	2
KSO13	1	2
C800	1	2
KSO8	1	2
C801	1	2
KSO9	1	2
C802	1	2




SPI Flash (1MByte*1)




ISPD


PCB




DC-IN



Screw Hole




CPU




JWLAN



VGA






PCB Federal Mark PAD



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	KB/PAD/ISPD/LID/ECROM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					PBL01 LA6733P M/B
				Date	Tuesday, November 02, 2010
				Sheet	42 of 58
				Rev	0.3



**SPI ROM For Basic ME ROM size
(w/o Braidwood & system BIOS):
4MByte**



Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date		2010/06/10		Deciphered Date		2011/06/10		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SBIOS ROM						
						Size	Document Number			PBL01 LA6733P M/B		Rev
											0.3	
						Date:		Tuesday, November 02, 2010		Sheet	44	of

Power Button/ PWR/B





Touch/B Connector

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	PWR/TP/LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL01 LA6733P M/B	
				Date	Tuesday, November 02, 2010
				Rev	0.3
				Sheet	45 of 58

<http://hobi-elektronika.net>

<http://www.compal.com>



Power Button/ PWR/B

TOP Side
Bottom Side

ON/OFFBTN# R

3VALW

R765

100K_0402_5%

D60

CHN202UPT-SC-70

43,44,50

EC_ON

R514

10K_0402_5%

Q19

2N7002_SOT23-3

JPOWER

ACES_85201-0605N

ON/OFFBTN# R

PWR_ON_LED#

LID_SW#

D20

PESD24VS2UT_SOT23-3

C73

1U_0603_10V6K

C756

0.1U_0402_16V4Z

C760

0.1U_0402_16V4Z

C761

0.1U_0402_16V4Z

C77

1U_0603_10V6K

Touch/B Connector

JTP

ACES_85201-1005N

+5VS

+5VALW

C755

0.1U_0402_16V4Z

C757

100P_0402_50V81

C759

100P_0402_50V81

C769

100P_0402_50V81

D18

PJDL05C_SOT23-3

TP_CLK

TP_DATA

PWR_ON_LED_1#

BATT_CHG_LOW_LED#

BATT_FULL_LED#

SATA_LED#

WL_BT_LED#

TP_CLK



TP_DATA

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title: PWR/TP/LED			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				PBL01 LA6733P M/B		Rev	0.3
				Date:	Tuesday, November 02, 2010	Sheet	45 of 58




<http://hobi-elektronika.net>

+1.5V to +1.05V Transfer




$V_{out} = 0.8 (1 + 10k / 32.4k)$
 $1.042 \sim 1.0469 \sim 1.0519V$
 Spec: $0.9975 \sim 1.05 \sim 1.1025$

[illegible]

Pin	Signal	Function
1	SMI	SPIN
2	SMI	SPIN
3	SMI	SPIN
4	SMI	SPIN
5	SMI	SPIN
6	SMI	SPIN
7	SMI	SPIN
8	SMI	SPIN
9	SMI	SPIN
10	SMI	SPIN
11	SMI	SPIN
12	SMI	SPIN
13	SMI	SPIN
14	SMI	SPIN
15	SMI	SPIN
16	SMI	SPIN
17	SMI	SPIN
18	SMI	SPIN
19	SMI	SPIN
20	SMI	SPIN
21	SMI	SPIN
22	SMI	SPIN
23	SMI	SPIN
24	SMI	SPIN
25	SMI	SPIN
26	SMI	SPIN
27	SMI	SPIN
28	SMI	SPIN
29	SMI	SPIN
30	SMI	SPIN
31	SMI	SPIN
32	SMI	SPIN
33	SMI	SPIN
34	SMI	SPIN
35	SMI	SPIN
36	SMI	SPIN
37	SMI	SPIN
38	SMI	SPIN
39	SMI	SPIN
40	SMI	SPIN
41	SMI	SPIN
42	SMI	SPIN
43	SMI	SPIN
44	SMI	SPIN
45	SMI	SPIN
46	SMI	SPIN
47	SMI	SPIN
48	SMI	SPIN
49	SMI	SPIN
50	SMI	SPIN
51	SMI	SPIN
52	SMI	SPIN
53	SMI	SPIN
54	SMI	SPIN
55	SMI	SPIN
56	SMI	SPIN
57	SMI	SPIN
58	SMI	SPIN
59	SMI	SPIN
60	SMI	SPIN
61	SMI	SPIN
62	SMI	SPIN
63	SMI	SPIN
64	SMI	SPIN
65	SMI	SPIN
66	SMI	SPIN
67	SMI	SPIN
68	SMI	SPIN
69	SMI	SPIN
70	SMI	SPIN
71	SMI	SPIN
72	SMI	SPIN
73	SMI	SPIN
74	SMI	SPIN
75	SMI	SPIN
76	SMI	SPIN
77	SMI	SPIN
78	SMI	SPIN
79	SMI	SPIN
80	SMI	SPIN
81	SMI	SPIN
82	SMI	SPIN
83	SMI	SPIN
84	SMI	SPIN
85	SMI	SPIN
86	SMI	SPIN
87	SMI	SPIN
88	SMI	SPIN
89	SMI	SPIN
90	SMI	SPIN
91	SMI	SPIN
92	SMI	SPIN
93	SMI	SPIN
94	SMI	SPIN
95	SMI	SPIN
96	SMI	SPIN
97	SMI	SPIN
98	SMI	SPIN
99	SMI	SPIN
100	SMI	SPIN
101	SMI	SPIN
102	SMI	SPIN
103	SMI	SPIN
104	SMI	SPIN
105	SMI	SPIN
106	SMI	SPIN
107	SMI	SPIN
108	SMI	SPIN
109	SMI	SPIN
110	SMI	SPIN
111	SMI	SPIN
112	SMI	SPIN
113	SMI	SPIN
114	SMI	SPIN
115	SMI	SPIN
116	SMI	SPIN
117	SMI	SPIN
118	SMI	SPIN
119	SMI	SPIN
120	SMI	SPIN
121	SMI	SPIN
122	SMI	SPIN
123	SMI	SPIN
124	SMI	SPIN
125	SMI	SPIN
126	SMI	SPIN
127	SMI	SPIN
128	SMI	SPIN
129	SMI	SPIN
130	SMI	SPIN

[illegible]

B14	GND	GND
C1	GND	GND
C2	GND	GND
C3	GND	GND
C10	GND	GND
C11	GND	GND



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> PCle-USB3.0 UPD720200A	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.3
				Date:	Tuesday, November 02, 2010
				Sheet	46 of 58

+3VALW TO +3VS

Vgs=-0V, Id=9A, Rds=18.5mohm

+5VALW TO +5VS

+1.5V to +1.5VS

Vgs=10V, Id=14.5A, Rds=6mohm




+3VALW TO +3V_LAN

Vgs=-4.5V, Id=3A, Rds<97mohm

+1.5V to +VRAM_1.5VS


+3VALW TO +3VALW(PCH AUX Power)

Short J1 for PCH VCCSUS3.3



2009/08/14
CP_S3PowerReduction
WhitePaper_Rev0.9
0.75VS speed up discharge

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC-DC INTERFACE	
Size	Document Number	PBL01 LA6733P M/B		Rev	0.3
Date:	Tuesday, November 02, 2010	Sheet	47	of	58




CP= 85%*I_{ada};
I_{ada}=0~4.737A (90W); CP=4.03A; where R_{acdet}=0.020ohm, where R_{top}=12.4K
90W for Dis: R_{top}=SD00000AJ80
I_{ada}=0~3.421A (65W); CP=2.91A; where R_{acdet}=0.020ohm, where R_{top}=226K
65W for UMA: R_{top}=SD034226380
Astro2010_01_15 need confirm P/N


CP mode
V_{aclim}=V_{REF}*(R_{bot}//R_{internal}/(R_{top}//R_{internal}+R_{bot}//R_{internal}))
when 90W V_{aclim}=2.39*(20K//152K/(20K//152K+12.4K//152K))=1.44966V
when 65W V_{aclim}=2.39*(20K//152K/(20K//152K+226K//152K))=0.38914V
I_{input}=(1/R_{acdet})*(0.05*V_{aclim}/V_{REF}+0.05)
when 90W, I_{input}=(1/0.02)*(0.05*1.44966/2.39+0.05)=4.02A
when 65W, I_{input}=(1/0.02)*(0.05*0.38914/2.39+0.05)=2.92A

CC=0.25A~3A
I_{REF}=1.016*I_{charge}
I_{REF}=0.254V~3.048V
V_{CHLIM} need over 95mV

CHGVADJ=(V _{cell} -4)/0.10627	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.882V


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					PBL01 LA6732P MB
				Date:	Tuesday, November 02, 2010
				Sheet	49 of 58
				Rev	0.1






VSSIO_SENSE connect to GND directly.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	PWR+1.05VSP/+VCCPP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL01 LA6733P M/B
				Date	Tuesday, November 02, 2010
				Sheet	53 of 58
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	0.75VSP/1.1VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, November 02, 2010
				Sheet	54 of 58
				Rev	0.1
				PBL01 LA6733P M/B	




(6A,240mils ,Via NO.= 12)

VID[0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/10	Deciphered Date	2011/06/10	Title	PWR+VCCSAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.1
				Document Number	PBL01 LA6733P M/B
				Date	Tuesday, November 02, 2010
				Sheet	55 of 58

44,47,51,53,55 SUSP#



(16A, 640mils ,Via NO.= 32)

N12M-GE						
GPU_VID0	+VGA_COREP	PR901	PR902	PR903	PL901	PQ901
0	0.85V	1.2K	8.87K	4.87K	0.88uH	AO4466L
1	1V					

N12P-GV1						
GPU_VID1	GPU_VID0	+VGA_COREP	PR901	PR902	PR903	PR904
0	0	0.825V	1.2K	12K	12K	35.7K
0	1	0.9V				
1	1	0.925V				

PL901
0.45uH

Need double confirm with HW
about the voltage level setting
N12P-LP default value is high level

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/10				Deciphered Date			
2010/06/10				2011/06/10				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VGA_COREP				PBL01 LA6733P M/B			
Date:				Tuesday, November 02, 2010				Sheet 57 of 58			

Revision Change: 0.1 to 0.2

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	08/12	All	Remove all components about UMA@	From UMA/DIS schematic to DIS only
2	08/12	41	Change RA16 from 5.1K to 39.2K & connect from SENSE_B to SENSE_A	Headphone out can't detect issue
3	08/12	46	Change USB30 from TI to NEC	SPEC request
4	08/12	27	Delet U37 and relate schematic. Q16.1 connect to HDMI connector directly. R570 from 100K to 20K	HDMI Hot Plug issue
5	08/24	41	Change RA9,RA10 to 4.7U	For Audio Precision
6	08/24	29	Change CLKREQ_USB30# Pull-hi from +3VS to +3VALW_FCH	Vendor request
7	08/25	43	Mount R1368 and C930	EMI request
8	08/25	28,29,32	Change R101,R258, and R1545 to 47ohm	EMI request
9	08/25	5	Add R15 between PLT_RST# to U3	EMI request
10	08/25	25	Change C399 to 1U_0603	EMI request
11	08/25	45	Add C760	EMI request
12	08/26	10	Remove C80	DFB issue
13	08/26	45	Change CT31 footprint to B2	DFB issue
14	08/31	45	Add C73,C76,C77, and C761	EMI issue
15	09/01	14	Remove RV33,RV34	ME issue
16	09/02	41	Reserve C931 and R1370	EMI request
17	09/02	43	Remove C208	EMI request

Revision Change: 0.2 to 0.3

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	10/08	28	Add R1569	Power consumption
2	10/20	43	Add R725 and pull high +3VALW	For common design
3	10/20	46	Remove DT1	For cost down
4	10/20	27	Remove D17	For cost down
5	10/22	39	Reserve D22, D23	EMI request
6	10/27	43	Add R726 and pull high +3VALW	For common design
7	10/28	43	Add R138 and pull low to GND	EC request