

Project Code:KEX00

MB Serial Number: LA-4651

BOM:46160336L01

PCB PN:DAA00000Y00

KEX00-----LA-4651

**Montevina Platform,
SFF,DDR3Penryn + Cantiga +ICH9**


2008-08-04

REV: X0.2

<http://hobi-elektronika.net>

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	Bradstreet	0.01
Date:	Monday, August 04, 2008	Sheet 1 of 45

Block Diagram



Voltage Rails

○ MEANS ON X MEANS OFF

power plane State	B+	+5VALW +3VALW +3V_LAN ¹	+1.5V_MEM V_DDR_REF	+5VS +3VS +1.8VS +1.5VS +0.75VTT +VCCP +CPU_CORE
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	X
S5 S4 AC Plugged	○	○	X	X
S5 S4 Battery only	○	X	X	X
S5 S4 AC+Battery removed	X	X	X	X

NOTE:

1. S3 state, if without AC ON, +3V_LAN will be switched off.

SMBUS Control Table

	SOURCE	CLK GEN	CPU THERMAL	SODIMM A & B	G-SENSOR	WLAN/WWAN EXPRESS CARD	ALS	THERMAL SENSOR ICH9,Cantiga SO-DIMM A&B	THERMAL SENSOR CHARGER	BATT-1	BATT-2	LCD
SMB_EC_CK1 SMB_EC_DA1	KB926	X	X	X	Y	X	Y	X	X	X	Y	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	Y	X	X	X	X	Y	Y	Y	X	X
ICH_SMB_CLK ICH_SMB_DATA	ICH9M	Y	X	Y	X	Y	X	X	X	X	X	X
EDID_CLK EDID_DATA	Cantiga	X	X	X	X	X	X	X	X	X	X	Y

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
CLK GEN	D2	1101 0010
CPU THERMAL	4C	0100 1100
SODIMM A	A0	1100 0000
SODIMM B	A4	1100 0100
G-SENSOR	30	0011 0000
ALS	72	0111 0010
THERMAL SENSOR (ICH9)	30	0011 0000
THERMAL SENSOR (Cantiga)	32	0011 0010
THERMAL SENSOR (So-Dimm A)	34	0011 0100
THERMAL SENSOR (LED LCD)	36	0011 0110
THERMAL SENSOR (Charger)	38	0011 1000
THERMAL SENSOR (Battery A)	TBD	TBD
THERMAL SENSOR (Battery B)	TBD	TBD
WLAN	TBD	TBD
WWAN	TBD	TBD
EXPRESS CARD	TBD	TBD

Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

Debug@ : for LPC debug card, 80 port.

XDP@ : Reserve for CPU XTP debug.


MP@ : Should been staffed while in MP phase.



PCB 05P LA-4651P REV0 M/B

LPC BUS ADDRESSING/TOPOLOGY


DEVICE	HEX	ADDRESS
SIO LPC47N217	2EH	0010 1110
TPM SLB9635T1.2	4EH	0100 1110
Mini debug port	80	1000 0000



*ME Connector List Version:
Bradstreet connector list071210.xls*


<http://hobi-elektronika.net>

Title			
Schematic Information			
Size	Document Number	Rev	
Custom	Bradstreet	0.01	
Date:	Monday, August 04, 2008	Sheet	3 of 45



<http://hobi-elektronika.net>

Title			Power Rail	
Size	Custom	Document Number	Bradtstreet	
Date:	Monday, August 04, 2008	Sheet	4	of 45
Rev	<RevCode>			




<http://hobi-elektronika.net>

Title			Sequence Chart		
Size	Custom	Document Number	Bradstreet	Rev	<RevCode>
Date:	Monday, August 04, 2008	Sheet	5	of	45



FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	1	1	166	100	33.3
0	1	0	200	100	33.3
0	0	0	266	100	33.3

FSB Frequency Set:


CPU Driven (Default)	Stuff	R6	R14	R24			
	No Stuff	R1	R9	R12	R16	R20	R27
667MHz	Stuff	R1	R12	R27			
	No Stuff	R6	R14	R24	R9	R16	R20
800MHz	Stuff	R9	R12	R27			
	No Stuff	R6	R14	R24	R1	R16	R20
1066MHz	Stuff	R9	R16	R27			
	No Stuff	R6	R14	R24	R1	R12	R20



ITP-XDP Connector




Thermal Sensor ADT7421





FAN Controller




U20			U2E		
B42	VSS[001]	VSS[082]	AM38	G25	VSS_164
F44	VSS[002]	VSS[083]	AR35	G23	VSS_165
D44	VSS[003]	VSS[084]	AU35	G21	VSS_166
F42	VSS[004]	VSS[085]	AW35	G20	VSS_167
H42	VSS[005]	VSS[086]	AW33	J21	VSS_168
K42	VSS[006]	VSS[087]	AY34	J25	VSS_169
M42	VSS[007]	VSS[088]	AY34	J26	VSS_170
P42	VSS[008]	VSS[089]	AY36	L21	VSS_171
T42	VSS[009]	VSS[090]	BA33	N25	VSS_172
Y42	VSS[010]	VSS[091]	BC33	N23	VSS_173
Y42	VSS[011]	VSS[092]	BC33	N21	VSS_174
AD42	VSS[012]	VSS[093]	BD36	R25	VSS_175
AD42	VSS[013]	VSS[094]	C27	R23	VSS_176
AF42	VSS[014]	VSS[095]	C29	R21	VSS_177
AK42	VSS[015]	VSS[096]	C31	U25	VSS_178
AK42	VSS[016]	VSS[097]	E27	U23	VSS_179
AM42	VSS[017]	VSS[098]	E27	U21	VSS_180
AP42	VSS[018]	VSS[099]	G29	W25	VSS_181
AY44	VSS[019]	VSS[100]	G27	W23	VSS_182
AV44	VSS[020]	VSS[101]	W21	W22	VSS_183
AT42	VSS[021]	VSS[102]	G31	E31	VSS_184
AV42	VSS[022]	VSS[103]	J29	AA25	VSS_185
AY42	VSS[023]	VSS[104]	J27	AA21	VSS_186
BA43	VSS[024]	VSS[105]	L27	AC25	VSS_187
BB42	VSS[025]	VSS[106]	L27	AC23	VSS_188
C39	VSS[026]	VSS[107]	N29	AC21	VSS_189
E39	VSS[027]	VSS[108]	N27	AE25	VSS_190
G37	VSS[028]	VSS[109]	N27	AE25	VSS_191
H38	VSS[029]	VSS[110]	J31	AE23	VSS_192
J39	VSS[030]	VSS[111]	N31	AG25	VSS_193
L39	VSS[031]	VSS[112]	R29	AG23	VSS_194
M38	VSS[032]	VSS[113]	R27	AG23	VSS_195
N39	VSS[033]	VSS[114]	R27	AG21	VSS_196
R39	VSS[034]	VSS[115]	U27	AJ25	VSS_197
T38	VSS[035]	VSS[116]	U27	AJ23	VSS_198
U39	VSS[036]	VSS[117]	R31	AJ21	VSS_199
W39	VSS[037]	VSS[118]	U31	AL25	VSS_200
Y38	VSS[038]	VSS[119]	W27	AL23	VSS_201
AA39	VSS[039]	VSS[120]	W31	AN25	VSS_202
AC39	VSS[040]	VSS[121]	W31	AN25	VSS_203
AD38	VSS[041]	VSS[122]	AA29	AN23	VSS_204
AE39	VSS[042]	VSS[123]	AC29	AN21	VSS_205
AG39	VSS[043]	VSS[124]	AC27	AR25	VSS_206
AH38	VSS[044]	VSS[125]	AE29	AR23	VSS_207
AI39	VSS[045]	VSS[126]	AA31	AR21	VSS_208
AM38	VSS[046]	VSS[127]	AE27	AJ25	VSS_209
AN39	VSS[047]	VSS[128]	AE27	AJ23	VSS_210
AR39	VSS[048]	VSS[129]	AG29	AU25	VSS_211
AS37	VSS[049]	VSS[130]	AG27	AW25	VSS_212
AT38	VSS[050]	VSS[131]	AJ29	AW23	VSS_213
AU39	VSS[051]	VSS[132]	AJ27	BA25	VSS_214
AW39	VSS[052]	VSS[133]	AE31	BA23	VSS_215
AX37	VSS[053]	VSS[134]	AG31	BA21	VSS_216
BA39	VSS[054]	VSS[135]	AJ31	BC25	VSS_217
BC41	VSS[055]	VSS[136]	AL29	BC23	VSS_218
BD40	VSS[056]	VSS[137]	AL27	BC21	VSS_219
BD38	VSS[057]	VSS[138]	AN29	C17	VSS_220
R36	VSS[058]	VSS[139]	AN27	C19	VSS_221
H34	VSS[059]	VSS[140]	AL31	F19	VSS_222
D36	VSS[060]	VSS[141]	AN31	F17	VSS_223
K34	VSS[061]	VSS[142]	AR29	G19	VSS_224
M34	VSS[062]	VSS[143]	AR31	G17	VSS_225
M36	VSS[063]	VSS[144]	AU29	J19	VSS_226
P34	VSS[064]	VSS[145]	AU27	J17	VSS_227
T34	VSS[065]	VSS[146]	AW27	L19	VSS_228
V34	VSS[066]	VSS[147]	AW27	L17	VSS_229
Y34	VSS[067]	VSS[148]	AW27	N19	VSS_230
Y34	VSS[068]	VSS[149]	AU31	N17	VSS_231
AB34	VSS[069]	VSS[150]	AW31	R19	VSS_232
AD34	VSS[070]	VSS[151]	BA29	R17	VSS_233
AF34	VSS[071]	VSS[152]	BA27	U19	VSS_234
AK34	VSS[072]	VSS[153]	BC29	U17	VSS_235
AK34	VSS[073]	VSS[154]	BC27	W19	VSS_236
AM34	VSS[074]	VSS[155]	BA31	W17	VSS_237
AP34	VSS[075]	VSS[156]	BC31	AA19	VSS_238
AP34	VSS[076]	VSS[157]	C21	AA17	VSS_239
AP34	VSS[077]	VSS[158]	C23	AC19	VSS_240
AP34	VSS[078]	VSS[159]	C25	AC17	VSS_241
AP34	VSS[079]	VSS[160]	E23	AE19	VSS_242
AP34	VSS[080]	VSS[161]	E21	AE17	VSS_243
AP34	VSS[081]	VSS[162]		AG19	VSS_244
AP34	VSS[082]	VSS[163]		AG17	VSS_245
AP34	VSS[083]	VSS[164]		AI19	VSS_246
AP34	VSS[084]	VSS[165]		AI17	VSS_247
AP34	VSS[085]	VSS[166]		AL19	VSS_248
AP34	VSS[086]	VSS[167]		AL17	VSS_249
AP34	VSS[087]	VSS[168]		AN19	VSS_250
AP34	VSS[088]	VSS[169]		AN17	VSS_251
AP34	VSS[089]	VSS[170]		AR19	VSS_252
AP34	VSS[090]	VSS[171]		AR17	VSS_253
AP34	VSS[091]	VSS[172]		AU19	VSS_254
AP34	VSS[092]	VSS[173]		AU17	VSS_255
AP34	VSS[093]	VSS[174]		AW19	VSS_256
AP34	VSS[094]	VSS[175]		AW17	VSS_257
AP34	VSS[095]	VSS[176]		BA19	VSS_258
AP34	VSS[096]	VSS[177]		BA17	VSS_259
AP34	VSS[097]	VSS[178]		BC19	VSS_260
AP34	VSS[098]	VSS[179]		BC17	VSS_261
AP34	VSS[099]	VSS[180]		C11	VSS_262
AP34	VSS[100]	VSS[181]		C15	VSS_263
AP34	VSS[101]	VSS[182]		F15	VSS_264
AP34	VSS[102]	VSS[183]		G15	VSS_265
AP34	VSS[103]	VSS[184]		H10	VSS_266
AP34	VSS[104]	VSS[185]		I15	VSS_267
AP34	VSS[105]	VSS[186]		J15	VSS_268
AP34	VSS[106]	VSS[187]		L15	VSS_269
AP34	VSS[107]	VSS[188]		N15	VSS_270
AP34	VSS[108]	VSS[189]		M10	VSS_271
AP34	VSS[109]	VSS[190]		R15	VSS_272
AP34	VSS[110]	VSS[191]		T12	VSS_273
AP34	VSS[111]	VSS[192]		U15	VSS_274
AP34	VSS[112]	VSS[193]		V15	VSS_275
AP34	VSS[113]	VSS[194]		W10	VSS_276
AP34	VSS[114]	VSS[195]		Y12	VSS_277
AP34	VSS[115]	VSS[196]		Y12	VSS_278
AP34	VSS[116]	VSS[197]		AD12	VSS_279




Near CPU CORE regulator ESR <= 1.5m ohm






DDR SYSTEM MEMORY A

17 DDR_A_D[0..63] <<>






AC88CTGS QS83 B2 ES2 FCBGA 1363


18 DDR_B_D[0..63] <<>




AC88CTGS QS83 B2 ES2 FCBGA 1363

DDR SYSTEM MEMORY B







LCD require the PWM frequency typical 280Hz, (200 to 350Hz), Need confirm with Intel what's the frequency of this signal output. (8/21)




Ice update 11-01
Ref to SFF DG P196




Close to pin D32 and keep 30mil space to other part/trace.



Place near Cantiga Pin.J29,G29,F30




SCAT
PCI-EXPRESS
GRAPHICS



<http://hobi-elektronika.net>


Strap Pin Table

CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The ITPM Host Interface is enable 1 = The ITPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.




Title	GMCH(SFF) 3/6	Rev	<RevCode>
Size	Document Number	Sheet	13 of 45
Custom	Bradstreet	Date	Monday, August 04, 2008

LDO




<http://hobi-elektronika.net>



Title		GMCH(SFF) 4/6	
Size	Document Number	Rev	
Custom	Bradsstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	14 of 45



AC88CTGS QS83 B2 ES2 FCBGA 1363



AC88CTGS QS83 B2 ES2 FCBGA 1363




Place near the SODIMM-A


Change CLIP2 to H39
DVT, 06-12






Remove CLIP1 and CLIP5
DVT 2008-06-24




Title			
Memory Channel - A			
Size	Document Number		Rev
	CustomBradstreet		
		<Rev Code>	
Date:	Monday, August 04, 2008		Sheet 17 of 45





LCD CONN.


DP ID	Digitizer Type
0	Wacom
1	N-Trig




DP_FRE_DT, Flash ROM Compulsory Rewrite:
 "Low" for normal operation;
 "High", digitizer is in the compulsory rewrite mode.
 Do STOP. Stop signal
 "Low", fix this to 'Low' if stop signal is not needed.
 "High", Digitizer returns boot "NaN" data.

Maybe an 1.8v rail needed for N-trig.
 under confirming with N-trig.
 11-03


Connect to ICH





can delete, because there
 is a R neaby by EC, POP R163 at 0430



This R is need?
 04/25





Reserve for EMI
 10-26





That's maybe risk to use the
 same REQ0 with LPC debug port.
 need check with BIOS team.
 11-14




Strap pin	Pin #	Description
BADDR	33	BASE Address Selection "0": 2E~2F (Default) "1": 4E~4F



Title LVDS/SIO			
Size Custom	Document Number Bradstreet	Rev Code	
Date Monday, August 04, 2008	Sheet 20	of 45	



Design guide P391




Reserve for EMI
10-26


A16 swap override Strap

PCI_GNT3#	Low= A16 swap override Enable High= Default*
-----------	---

Boot BIOS Strap

PCI_GNT0#	SPI_CS1#	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *








ICH9M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
ICH9M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)

ICH_RSVD	HDA_SDOUT_CODE	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	NormalOperation(Default)
1	1	Set PCIe port config bit1

XOR CHAIN ENTRANCE STRAP:RSVD




CMOS signal need take care the sequence
ICH=>IMVP=>MCH=>CPU


Follow Schematic Check List,
8.2k pull up.
2007-11-22

change to 16V X7R
2008-05-26


Place near HDD
SATA connector.











G-Sensor



Title			
ICH9M(SFF) 2/4 , G-Sensor			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	22 of 45











<http://hobi-elektronika.net>

Title			
GiGa LAN 1/2			
Size	Document Number		Rev
Custom	Bradstreet		<Rev Code>
Date:	Monday, August 04, 2008	Sheet	25 of 45

WWAN/GPS






2008-04-30 update




WLAN/WiMax (Echo Peak)/

DEBUG port




WLAN (Shirley Peak)




need move to LED board, and the color of LED need modify, also the dim adjustment circuit need been added.


11-12

TPM




```
ACES_88072-4071
conan@
-----
Need come out a solution for CLK_48M_SMC signal
once no Smart-Card inserted.
11-03
```





The schematic diagram illustrates the microphone input circuit for three ports: MB HP Port A, MB MIC Port B, and DOCK MIC Port C. The circuit is powered by a 3.3V supply (VDDA_CODE) and includes a 5.11K_0402_1% resistor (R374) and a 0.1uF_0402_16V42 capacitor (C426). The input signals are MB_HP_PLUG# (pin 31), 31 MB_MIC_PLUG#, and 36 DOCK_MIC_PLUG#. The output signals are 4.11 V ~ 4.29 V, 3.70 V ~ 3.86 V, and 3.08 V ~ 3.21 V. The resistors used are 38.2K_0402_1% (R377), 20K_0402_1% (R378), and 10K_0402_1% (R379). The SENSE A pin is connected to the 3.08 V ~ 3.21 V output.



For MB H
Port A

Port B for MB ext mic

For MB MIC
Part B

For DOCK MIC
Port C

For DOCK HP
Port E

MB_HP_PLUG#	INT_SPK_L PIN35 INT_SPK_R PIN36
H	ENABLE
L	DISABLE

For DOCK HP Port F

36 DOCK_HP_PLUG#

R381

20K_0402_1%

SENSE_B

R380

5.11K_0402_1%

VDDA_CODE


C433

0.1U_0402_16V4Z




DMIC1
LEFT

DMIC2 DMIC3
LEFT RIGHT

	<i>Compal Electronics, Inc.(KunShan)</i>		
	Title IDT 92HD71B7 Codec		
	Size Custom	Document Number Bradstreet	Rev 0.1
	Date: Monday, August 04, 2008	Sheet 29 of 45	




GAIN0	GAIN1	AV (inv)	INPUT IMPEDANCE
0	0	6dB	90K ohm
0	1	10dB	70K ohm
1	0	15.6dB	45K ohm
1	1	21.6dB	25K ohm






Change to SA731157010
2008-05-26

SEL	
0	B0
1	B1 *


this CONN chose by ME



AUDIO JACK



LED








Follow Bill command to delete the LED brightless controller circuit.
1-19

Need double check the signal type.

<http://hobi-elektronika.net>

Title			
LED			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	31 of 45


Thermal Sensor





Blue Tooth

USI BT solution


MB signal		new BT signal	
1	GND	1	GND
2	USB+	2	USB+
3	USB-	3	USB-
4	HOST_ALERT#	4	BT_ACTIVE (PIO5)
5	BT_ACTIVE	5	BT_Priority/Ch_Clk (PIO4)
6	HW_RADIO_DIS#	6	HW_RADIO_DIS# (PIO3)
7	WLAN_ACTIVE	7	WLAN_ACTIVE/Ch_Data (PIO6)
8	+3.3V	8	+3.3V
9	NC	9	LED (PIO7)
10	GND	10	GND




Camera





Finger Printer





Side button







Top side Board Connect to M/B




change JP24 to SP01000R700 ACES_88512-1641_16P 0619, DVT
change JP11 to SP02000H800 ACES_87213-1400G_14P 06/26 DVT



USB ON MB



<http://hobi-elektronika.net>




Place nearby JP29 2008/07/19

45@



MX25L8005M2C-15G

[illegible]

Docking Connector




KeyBoard Connector




<http://hobi-elektronika.net>

Title			Dock Conn/Keyboard Conn
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	36 of 45


+3VALW to +3VS Transfer




+5VALW to +5VS Transfer




+1.5V MEM to +1.5VS



RTC




need update CIS symbol,
right now symbol is
MAXELL_ML1220T13RE_2P,
same with IGT30



```
del H15,H12,H29
h30,h31 change to 2.5*2.0
h28 change to 2.4*2.9
h14 change to 3.3
```

DVT, 06-12



<http://hobi-elektronika.net>


Title			
POWER GOOD/ +3VS/1.5VS.5VS			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	37 of 45

DC301001M80

PJPDC1
SINGA_ZDW-0005-B03
conn@


080416: Modify: PJP2---PJPDC1

071031 ??update into SM010018210
(071010 Circuit PL1, PL2, PL3 SM010008E10)
080422: PL1 into SM010020720 for height limit
080712: PL1, PL3 from SM010020720 to SM010016410




080319:update PJ1 into PJP15
080410:PD2 pop,
080410:update ready dock
diode into small size SC11QS04000
080416: Modify: PR128 Pin1
+3.3VALW into +3VALW
080418: Del PJP15

08-03-25 add reday docking ,I=2A,
P=38W
080718:Ready dock ,CP=1.8A



080409 William update by Power
bugdet_Rev0.8 from Million.



080319:update PJ. into PJP
add PJP10, Del@

Battery-1


070913 william :BATT CONN
Pin1 BATT+, Pin2 ID
Pin3 B/I , Pin4 TS
Pin5 SMD,Pin6 SMC
Pin7 GND

080416: Modify: TS=>SD , High:Slot 1 (BATT_A)
Low Slot 2,
Cancel TS function, Del PR17,no connect
BATT_TEMP
080422:ID=>SD , High:Slot 1 (BATT_A)
Low Slot 2 (BATT_B)
Add PR195,PR196


080424:Customer no
need "slot detect" by Battery Vendor no support
so PR196 update into no pop
080424:BATT CONN ,LTCX000P200,new CIS Symbol
DC010804225,"ALLTO_C144U2-107A8-L_7P-T"

Battery-2

080416: Modify:
PUP3---PBATT1
PUP4---PBATT2




PH1 under CPU bottom side :
CPU thermal protection at 85 degree C
Recovery at 70 degree C



080416: Modify: TS=>SD
Low Slot 2, (BATT_B)
Cancel TS function
Cancel TS function, Del PR23,no connect
BATT_TEMP, PR25 connect to Ground
080422:ID=>SD , High:Slot 1 (BATT_A)
Low Slot 2 (BATT_B)


080319:update VS into VIN



080319:update PU14A into PU3A
080414:update PU3A into PU5A, Add PD16
080422:PD16 into SCS00000200
080704:PR26 @, change PD16 to PR197=10K
update Vin Detector Value


Vin Detector(080704)			
Min	Tyb	Max	
H-L 16.61	17.234	17.713	
L-H 17.430	17.901	18.384	



Title			
BATT-CONN/OTP/DC-DETECT			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	39 of 45





Title			
3VALW/5VALW			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date	Monday, August 04, 2008	Sheet	42 of 45





[illegible][illegible]