

***Project Code:KEX00***

***MB Serial Number: LA-4651***

***BOM:46160336L01***

***PCB PN:DAA00000Y00***

# **KEX00-----LA-4651**

**Montevina Platform,  
SFF,DDR3Penryn + Cantiga +ICH9**


**2008-08-04**

**REV: X0.2**

<http://hobi-elektronika.net>

Title			
Cover Sheet			
Size	Document Number	Rev	
Custom	Bradstreet	0.01	
Date:	Monday, August 04, 2008	Sheet	1 of 45

# Block Diagram



RTC Page 37	LED Page 31
DC/DC Page 42~46	Charger Page 40
Batter Select Page 41	

<http://hobi-elektronika.net>

Title Block Diagram			
Size Custom	Document Number Bradstreet	Rev <RevCode>	Date Monday, August 04, 2008
Sheet 2 of 45		Page 1	

## Voltage Rails

○ MEANS ON X MEANS OFF

power plane State	B+	+5VALW +3VALW +3V_LAN <sup>1</sup>	+1.5V_MEM V_DDR_REF	+5VS +3VS +1.8VS +1.5VS +0.75VTT +VCCP +CPU_CORE
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	X
S5 S4 AC Plugged	○	○	X	X
S5 S4 Battery only	○	X	X	X
S5 S4 AC+Battery removed	X	X	X	X

### NOTE:

1. S3 state, if without AC ON, +3V\_LAN will be switched off.

## SMBUS Control Table

	SOURCE	CLK GEN	CPU THERMAL	SODIMM A & B	G-SENSOR	WLAN/WWAN EXPRESS CARD	ALS	THERMAL SENSOR ICH9, Cantiga SO-DIMM A&B	THERMAL SENSOR CHARGER	BATT-1	BATT-2	LCD
SMB_EC_CK1 SMB_EC_DA1	KB926	X	X	X	Y	X	Y	X	X	X	Y	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	Y	X	X	X	X	Y	Y	Y	X	X
ICH_SMB_CLK ICH_SMB_DATA	ICH9M	Y	X	Y	X	Y	X	X	X	X	X	X
EDID_CLK EDID_DATA	Cantiga	X	X	X	X	X	X	X	X	X	X	Y

## I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
CLK GEN	D2	1101 0010
CPU THERMAL	4C	0100 1100
SODIMM A	A0	1100 0000
SODIMM B	A4	1100 0100
G-SENSOR	30	0011 0000
ALS	72	0111 0010
THERMAL SENSOR (ICH9)	30	0011 0000
THERMAL SENSOR (Cantiga)	32	0011 0010
THERMAL SENSOR (So-Dimm A)	34	0011 0100
THERMAL SENSOR (LED LCD)	36	0011 0110
THERMAL SENSOR (Charger)	38	0011 1000
THERMAL SENSOR (Battery A)	TBD	TBD
THERMAL SENSOR (Battery B)	TBD	TBD
WLAN	TBD	TBD
WWAN	TBD	TBD
EXPRESS CARD	TBD	TBD

## Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

Debug@ : for LPC debug card, 80 port.

XDP@ : Reserve for CPU XTP debug.


MP@ : Should be staffed while in MP phase.



PCB 05P LA-4651P REV0 M/B

## LPC BUS ADDRESSING/TOPOLOGY


DEVICE	HEX	ADDRESS
SIO LPC47N217	2EH	0010 1110
TPM SLB9635TT1.2	4EH	0100 1110
Mini debug port	80	1000 0000



*ME Connector List Version:  
Bradstreet connector list071210.xls*


<http://hobi-elektronika.net>

Title		
Schematic Information		
Size	Document Number	Rev
Custom	Bradstreet	0.01
Date:	Monday, August 04, 2008	Sheet 3 of 45



<http://hobi-elektronika.net>



Title			Power Rail		
Size	Document Number	Rev			
Custom	Bradstreet	<RevCode>			
Date:	Monday, August 04, 2008	Sheet	4	of	45



<http://hobi-elektronika.net>

Title			
Sequence Chart			
Size	Document Number	Rev	<RevCode>
Custom	Bradstreet		
Date:	Monday, August 04, 2008	Sheet	5 of 45


FSLC	FSLB	FSLA	CPU MHz	SRC MHz	PCI MHz
0	1	1	166	100	33.3
0	1	0	200	100	33.3
0	0	0	266	100	33.3



Component	Value	Pin	Signal	Notes
C1	2	1	CLK_48M_ICH	@5P_0402_50V8C
C3	2	1	CLK_14M_ICH	@4.7P_0402_50V8C
C18	2	1	CLK_PCI_ICH	@4.7P_0402_50V8C
C19	2	1	CLK_PCI_EC	@4.7P_0402_50V8C
C20	2	1	CLK_PCI_MINI_DB	@4.7P_0402_50V8C
C21	2	1	CLK_PCI_SIO	@5P_0402_50V8C
C364	2	1	CLK_PCI_TPM	@5P_0402_50V8C
C31	2	1	CLK_14M_SIO	@4.7P_0402_50V8C
			@5P_0402_50V8C	

**FSB Frequency Selet:**

CPU Driven (Default)	Stuff	R6	R14	R24			
	No Stuff	R1	R9	R12	R16	R20	R27
667MHz	Stuff	R1	R12	R27			
	No Stuff	R6	R14	R24	R9	R16	R20
800MHz	Stuff	R9	R12	R27			
	No Stuff	R6	R14	R24	R1	R16	R20
1066MHz	Stuff	R9	R16	R27			
	No Stuff	R6	R14	R24	R1	R12	R20






27\_SEL: Pin24/25, Depend on:1= SRC0,0=DOT96. Pin28/29:Depend on:1=27MHz non-spread SE clock, 0 = LCD\_SST 100MHz differential clock.

ITP\_EN: 0 =SRC8/SRC8# 1 = ITP/ITP#


PCI2\_TME: 0=Overclocking of CPU and SRC 1=Overclocking of CPU and SRC NOT allowed




<http://hobi-elektronika.net>

Title			Clock Gen		
Size	Document Number				Rev
Custom	Bradstreet				<Rev Code>
Date:	Monday, August 04, 2008	Sheet	6	of	45



**H\_THERMDA, H\_THERMDC routing together, Trace width / Spacing = 10 / 10 mil**






layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs


CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 3.5 mils.


Length match within 25 mils. Z0=27.4 ohm 2008-04-07



Close to CPU pin AW43 within 500mils.






Close to CPU pin within 500mils.





U2F  
AV80577UG0093M QGH5 M0 1.2G ES2

Title		CPU(SFF) 3/4	
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	9 of 45



**Mid Frequency Decoupling**


**Near CPU CORE regulator ESR <= 1.5m ohm**



Title			
CPU(SFF) 4/4			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	10 of 45

H\_D#0[.63] <<<

>>>H\_A#3[.35] 7



HOST

RSVD

DDR CLK/ CONTROL/ COMPENSATION

CLK

CFG

PM

GRAPHICS VID


MISC

HDA


Need double check with SFF DG REV0.7, Page 278, thermal design topology.

Need check if use this function? 04-09


layout note:  
Route H\_SCOMP and H\_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSB data traces



DDR3 ONLY



http://hobi-elektronika.net



Title	GMCH(SFF) 1/6		
Size	Document Number	Sheet	Rev
Customer	Bradstreet	11	Code
Date:	Monday, August 04, 2008	11	of 45

17 DDR\_A\_D[0..63] <<>

DDR A D0	AP46	SA_DO_0
DDR A D1	AU47	SA_DO_1
DDR A D2	AT46	SA_DO_2
DDR A D3	AU49	SA_DO_3
DDR A D4	AR45	SA_DO_4
DDR A D5	AN49	SA_DO_5
DDR A D6	AV50	SA_DO_6
DDR A D7	AP50	SA_DO_7
DDR A D8	AW47	SA_DO_8
DDR A D9	BS50	SA_DO_9
DDR A D10	AW49	SA_DO_10
DDR A D11	BA49	SA_DO_11
DDR A D12	BC49	SA_DO_12
DDR A D13	AV46	SA_DO_13
DDR A D14	BA47	SA_DO_14
DDR A D15	AY50	SA_DO_15
DDR A D16	BF46	SA_DO_16
DDR A D17	BC47	SA_DO_17
DDR A D18	BF50	SA_DO_18
DDR A D19	BF48	SA_DO_19
DDR A D20	BC43	SA_DO_20
DDR A D21	BE49	SA_DO_21
DDR A D22	BA43	SA_DO_22
DDR A D23	BE47	SA_DO_23
DDR A D24	BF42	SA_DO_24
DDR A D25	BC39	SA_DO_25
DDR A D26	BF44	SA_DO_26
DDR A D27	BF40	SA_DO_27
DDR A D28	BB40	SA_DO_28
DDR A D29	BE43	SA_DO_29
DDR A D30	BF38	SA_DO_30
DDR A D31	BE41	SA_DO_31
DDR A D32	BA15	SA_DO_32
DDR A D33	BE11	SA_DO_33
DDR A D34	BE15	SA_DO_34
DDR A D35	BE14	SA_DO_35
DDR A D36	BB14	SA_DO_36
DDR A D37	BC15	SA_DO_37
DDR A D38	BE13	SA_DO_38
DDR A D39	BF16	SA_DO_39
DDR A D40	BF10	SA_DO_40
DDR A D41	BC11	SA_DO_41
DDR A D42	BF8	SA_DO_42
DDR A D43	BC7	SA_DO_43
DDR A D44	BC7	SA_DO_44
DDR A D45	BC9	SA_DO_45
DDR A D46	BD6	SA_DO_46
DDR A D47	BF12	SA_DO_47
DDR A D48	AV6	SA_DO_48
DDR A D49	BB6	SA_DO_49
DDR A D50	AW7	SA_DO_50
DDR A D51	AV6	SA_DO_51
DDR A D52	AT10	SA_DO_52
DDR A D53	AW11	SA_DO_53
DDR A D54	AU11	SA_DO_54
DDR A D55	AW9	SA_DO_55
DDR A D56	AR11	SA_DO_56
DDR A D57	AT6	SA_DO_57
DDR A D58	AP6	SA_DO_58
DDR A D59	AL7	SA_DO_59
DDR A D60	AR7	SA_DO_60
DDR A D61	AT12	SA_DO_61
DDR A D62	AM6	SA_DO_62
DDR A D63	AU7	SA_DO_63

DDR SYSTEM MEMORY A

SA_BS_0	BC21	DDR A BS0	>>>DDR_A_BS0	17
SA_BS_1	BJ41	DDR A BS1	>>>DDR_A_BS1	17
SA_BS_2	BK41	DDR A BS2	>>>DDR_A_BS2	17
SA_RAS#	BH22	DDR A RAS#	>>>DDR_A_RAS#	17
SA_CAS#	BK20	DDR A CAS#	>>>DDR_A_CAS#	17
SA_WE#	BL15	DDR A WE#	>>>DDR_A_WE#	17
SA_DM_0	AT50	DDR A DM0	>>>DDR_A_DM[0..7]	17
SA_DM_1	BB50	DDR A DM1	>>>DDR_A_DM[0..7]	17
SA_DM_2	BB46	DDR A DM2	>>>DDR_A_DM[0..7]	17
SA_DM_3	BE39	DDR A DM3	>>>DDR_A_DM[0..7]	17
SA_DM_4	BB12	DDR A DM4	>>>DDR_A_DM[0..7]	17
SA_DM_5	BE7	DDR A DM5	>>>DDR_A_DM[0..7]	17
SA_DM_6	AV10	DDR A DM6	>>>DDR_A_DM[0..7]	17
SA_DM_7	AR9	DDR A DM7	>>>DDR_A_DM[0..7]	17
SA_DQS_0	AR47	DDR A DQS0	>>>DDR_A_DQS[0..7]	17
SA_DQS_1	BA45	DDR A DQS1	>>>DDR_A_DQS[0..7]	17
SA_DQS_2	BE45	DDR A DQS2	>>>DDR_A_DQS[0..7]	17
SA_DQS_3	BC41	DDR A DQS3	>>>DDR_A_DQS[0..7]	17
SA_DQS_4	BC13	DDR A DQS4	>>>DDR_A_DQS[0..7]	17
SA_DQS_5	BB10	DDR A DQS5	>>>DDR_A_DQS[0..7]	17
SA_DQS_6	BA7	DDR A DQS6	>>>DDR_A_DQS[0..7]	17
SA_DQS_7	AN7	DDR A DQS7	>>>DDR_A_DQS[0..7]	17
SA_DQS#_0	AR49	DDR A DQS#0	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_1	AW45	DDR A DQS#1	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_2	BC45	DDR A DQS#2	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_3	BA41	DDR A DQS#3	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_4	BA13	DDR A DQS#4	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_5	BA11	DDR A DQS#5	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_6	BA9	DDR A DQS#6	>>>DDR_A_DQS#[0..7]	17
SA_DQS#_7	AN9	DDR A DQS#7	>>>DDR_A_DQS#[0..7]	17
SA_MA_0	BC23	DDR A MA0	>>>DDR_A_MA[0..14]	17
SA_MA_1	BF22	DDR A MA1	>>>DDR_A_MA[0..14]	17
SA_MA_2	BE31	DDR A MA2	>>>DDR_A_MA[0..14]	17
SA_MA_3	BC31	DDR A MA3	>>>DDR_A_MA[0..14]	17
SA_MA_4	BH26	DDR A MA4	>>>DDR_A_MA[0..14]	17
SA_MA_5	BJ36	DDR A MA5	>>>DDR_A_MA[0..14]	17
SA_MA_6	BB34	DDR A MA6	>>>DDR_A_MA[0..14]	17
SA_MA_7	BH32	DDR A MA7	>>>DDR_A_MA[0..14]	17
SA_MA_8	BB26	DDR A MA8	>>>DDR_A_MA[0..14]	17
SA_MA_9	BF32	DDR A MA9	>>>DDR_A_MA[0..14]	17
SA_MA_10	BA21	DDR A MA10	>>>DDR_A_MA[0..14]	17
SA_MA_11	BG25	DDR A MA11	>>>DDR_A_MA[0..14]	17
SA_MA_12	BH34	DDR A MA12	>>>DDR_A_MA[0..14]	17
SA_MA_13	BH18	DDR A MA13	>>>DDR_A_MA[0..14]	17
SA_MA_14	BE25	DDR A MA14	>>>DDR_A_MA[0..14]	17

AC88CTGS QS83 B2 ES2 FCBGA 1363

18 DDR\_B\_D[0..63] <<>


DDR B D0	AP54	SB_DO_0
DDR B D1	AM52	SB_DO_1
DDR B D2	AR55	SB_DO_2
DDR B D3	AV54	SB_DO_3
DDR B D4	AM54	SB_DO_4
DDR B D5	AN53	SB_DO_5
DDR B D6	AT52	SB_DO_6
DDR B D7	AU53	SB_DO_7
DDR B D8	AW53	SB_DO_8
DDR B D9	AY52	SB_DO_9
DDR B D10	AR52	SB_DO_10
DDR B D11	RC53	SB_DO_11
DDR B D12	AV52	SB_DO_12
DDR B D13	AW55	SB_DO_13
DDR B D14	BD52	SB_DO_14
DDR B D15	BC55	SB_DO_15
DDR B D16	BF54	SB_DO_16
DDR B D17	BE51	SB_DO_17
DDR B D18	BH48	SB_DO_18
DDR B D19	BK48	SB_DO_19
DDR B D20	BE53	SB_DO_20
DDR B D21	BH52	SB_DO_21
DDR B D22	BK46	SB_DO_22
DDR B D23	BL47	SB_DO_23
DDR B D24	BL45	SB_DO_24
DDR B D25	BL45	SB_DO_25
DDR B D26	BL41	SB_DO_26
DDR B D27	BH44	SB_DO_27
DDR B D28	BH46	SB_DO_28
DDR B D29	BK44	SB_DO_29
DDR B D30	BK40	SB_DO_30
DDR B D31	BJ39	SB_DO_31
DDR B D32	BK10	SB_DO_32
DDR B D33	BH10	SB_DO_33
DDR B D34	BK6	SB_DO_34
DDR B D35	BH6	SB_DO_35
DDR B D36	BJ9	SB_DO_36
DDR B D37	BL11	SB_DO_37
DDR B D38	BG5	SB_DO_38
DDR B D39	BJ5	SB_DO_39
DDR B D40	BJ5	SB_DO_40
DDR B D41	BF4	SB_DO_41
DDR B D42	BD4	SB_DO_42
DDR B D43	BA3	SB_DO_43
DDR B D44	BE5	SB_DO_44
DDR B D45	BF2	SB_DO_45
DDR B D46	BB4	SB_DO_46
DDR B D47	AY4	SB_DO_47
DDR B D48	BA1	SB_DO_48
DDR B D49	AP2	SB_DO_49
DDR B D50	AU1	SB_DO_50
DDR B D51	AT2	SB_DO_51
DDR B D52	AT4	SB_DO_52
DDR B D53	AV4	SB_DO_53
DDR B D54	AU3	SB_DO_54
DDR B D55	AR3	SB_DO_55
DDR B D56	AN1	SB_DO_56
DDR B D57	AP4	SB_DO_57
DDR B D58	AL3	SB_DO_58
DDR B D59	AJ1	SB_DO_59
DDR B D60	AK4	SB_DO_60
DDR B D61	AM4	SB_DO_61
DDR B D62	AH2	SB_DO_62
DDR B D63	AK2	SB_DO_63

DDR SYSTEM MEMORY B







SB_BS_0	BJ13	DDR B BS0	>>>DDR_B_BS0	18
SB_BS_1	BK2	DDR B BS1	>>>DDR_B_BS1	18
SB_BS_2	BK38	DDR B BS2	>>>DDR_B_BS2	18
SB_RAS#	BE21	DDR B RAS#	>>>DDR_B_RAS#	18
SB_CAS#	BH14	DDR B CAS#	>>>DDR_B_CAS#	18
SB_WE#	BK14	DDR B WE#	>>>DDR_B_WE#	18
SB_DM_0	AP52	DDR B DM0	>>>DDR_B_DM[0..7]	18
SB_DM_1	BJ45	DDR B DM1	>>>DDR_B_DM[0..7]	18
SB_DM_2	BJ43	DDR B DM2	>>>DDR_B_DM[0..7]	18
SB_DM_3	BJ43	DDR B DM3	>>>DDR_B_DM[0..7]	18
SB_DM_4	BH12	DDR B DM4	>>>DDR_B_DM[0..7]	18
SB_DM_5	BD2	DDR B DM5	>>>DDR_B_DM[0..7]	18
SB_DM_6	AV2	DDR B DM6	>>>DDR_B_DM[0..7]	18
SB_DM_7	AJ3	DDR B DM7	>>>DDR_B_DM[0..7]	18
SB_DQS_0	AR53	DDR B DQS0	>>>DDR_B_DQS[0..7]	18
SB_DQS_1	BA53	DDR B DQS1	>>>DDR_B_DQS[0..7]	18
SB_DQS_2	BH50	DDR B DQS2	>>>DDR_B_DQS[0..7]	18
SB_DQS_3	BK42	DDR B DQS3	>>>DDR_B_DQS[0..7]	18
SB_DQS_4	BH8	DDR B DQS4	>>>DDR_B_DQS[0..7]	18
SB_DQS_5	BE2	DDR B DQS5	>>>DDR_B_DQS[0..7]	18
SB_DQS_6	AV2	DDR B DQS6	>>>DDR_B_DQS[0..7]	18
SB_DQS_7	AM2	DDR B DQS7	>>>DDR_B_DQS[0..7]	18
SB_DQS#_0	AT54	DDR B DQS#0	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_1	BJ51	DDR B DQS#1	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_2	BH42	DDR B DQS#2	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_3	BK8	DDR B DQS#3	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_4	BC3	DDR B DQS#4	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_5	AN3	DDR B DQS#5	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_6	AN3	DDR B DQS#6	>>>DDR_B_DQS#[0..7]	18
SB_DQS#_7	AN3	DDR B DQS#7	>>>DDR_B_DQS#[0..7]	18
SB_MA_0	BJ15	DDR B MA0	>>>DDR_B_MA[0..14]	18
SB_MA_1	BK33	DDR B MA1	>>>DDR_B_MA[0..14]	18
SB_MA_2	BH24	DDR B MA2	>>>DDR_B_MA[0..14]	18
SB_MA_3	BA17	DDR B MA3	>>>DDR_B_MA[0..14]	18
SB_MA_4	BF36	DDR B MA4	>>>DDR_B_MA[0..14]	18
SB_MA_5	BH36	DDR B MA5	>>>DDR_B_MA[0..14]	18
SB_MA_6	BF34	DDR B MA6	>>>DDR_B_MA[0..14]	18
SB_MA_7	BK34	DDR B MA7	>>>DDR_B_MA[0..14]	18
SB_MA_8	BJ37	DDR B MA8	>>>DDR_B_MA[0..14]	18
SB_MA_9	BH40	DDR B MA9	>>>DDR_B_MA[0..14]	18
SB_MA_10	BH16	DDR B MA10	>>>DDR_B_MA[0..14]	18
SB_MA_11	BK36	DDR B MA11	>>>DDR_B_MA[0..14]	18
SB_MA_12	BH38	DDR B MA12	>>>DDR_B_MA[0..14]	18
SB_MA_13	BJ11	DDR B MA13	>>>DDR_B_MA[0..14]	18
SB_MA_14	BL37	DDR B MA14	>>>DDR_B_MA[0..14]	18

AC88CTGS QS83 B2 ES2 FCBGA 1363

Title		GMCH(SFF) 2/6	
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	12 of 45




LCD require the PWM frequency typical 280Hz, (200 to 350Hz), Need confirm with Intel what's the frequency of this signal output. (8/21)




### Strap Pin Table

CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The ITPM Host Interface is enable 1 = The ITPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1=(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.



**LDO**




need change to 220ohm/2A?

need change to VCC\_PEG?

Title		GMCH(SFF) 4/6	
Size	Document Number	Rev	
Customer	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	14 of 45

Extrenal Graphic: 1210.34mA  
integrated Graphic: 1930.4mA



6326.84mA



PAD T30  
PAD T31



can be NC if render standby feature is not implemented  
DG P472

Need change to X7R or X5R

<http://hobi-elektronika.net>



Title		GMCH(SFF) 5/6	
Size	Document Number	Rev	<Rev Code>
Customer	Bradstreet		
Date:	Monday, August 04, 2008	Sheet	15 of 45







Place near the SODIMM-A

Change CLIP2 to H39  
DVT, 06-12



Title		
Memory Channel - A		
Size	Document Number	Rev
Custom	Bradstreet	<RevCode>
Date:	Monday, August 04, 2008	Sheet 17 of 45



ESR 9mohm


ESR 9mohm

Place near the SODIMM-B


A1 = 0  
A0 = 0  
DIMMA SPD ADDRESS: AD#

Title			
Memory Channel - B			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	18 of 45

# CRT







Need change to same net with LAN switch/USB switch  
default 0, need add pull down R?  
04/25




DOCKEN\_VGA 0: TO MB \*  
1: TO DOCK



L YN to IN0  
H YN to IN1





need 47ohm25%/0.3ohm/100mA Bead  
SM01000C600



will update to 47ohm/100MHz bead.






Follow ME advice change PN to DC060001308  
2008-04-01,  
change PCB FT to SUYIN\_070546FR015S2307R\_15P,  
same with JAL70 (A58)  
DVT, 0619




<http://hobi-elektronika.net>

Title			
CRT/BlueTooth/Camera			
Size	Document Number	Rev	
Custom	Bradstreet	<RevCode>	
Date:	Monday, August 04, 2008	Sheet	19 of 45




### LCD CONN.

DP ID	Digitizer Type
0	Wacom
1	N-Trig




DP\_FRE\_DT, Flash ROM Compulsory Rewrite:  
 "Low" for normal operation;  
 "High", digitizer is in the compulsory rewrite mode.  
 DP\_STOP, Stop signal  
 "Low", fix this to 'low' if stop signal is not needed.  
 "High", Digitizer returns heat "NaN" data.



That's maybe risk to use the same REQ0 with LPC debug port. need check with BIOS team. 11-14




Maybe an 1.8v rail needed for N-trig. under confirming with N-trig. 11-03

### Connect to ICH





have 100k pull down @ MCH side 04/25




Strap pin	Pin #	Description
BADDR	33	BASE Address Selection "0": 2E~2F (Default) "1": 4E~4F



Reserve for EMI 10-26




### Design guide P391




Reserve for EMI  
10-26

A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default*

Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *





<http://hobi-elektronika.net>




<b>ICH9M Internal VR Enable Strap</b> (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
<b>ICH9M LAN100 SLP Strap</b> (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)

ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	NormalOperation(Default)
1	1	Set PCIE port config bit!




change to 16V X7R  
2008-05-26

Place near HDD  
SATA connector.



Those decoupling capacitors need  
place near the SATA connector



CMOS signal need take care the sequence  
ICH=>IMVP=>MCH=>CPU


near ICH

Follow Schematic Check List,  
8.2k pull up.  
2007-11-22

Within 500 mils


pin 1 and pi4 change

### G-Sensor




<http://hobi-elektronika.net>

Title	ICH9M(SFF) 2/4 , G-Sensor		
Size	Document Number		Rev
Custom	Bradstreet		<RevCde>
Date:	Monday, August 04, 2008	Sheet	22 of 45



<http://hobi-elektronika.net>






Title	ICH9M(SFF) 3/4		
Size	Document Number		Rev
Customer	Bradstreet		<RevCode>
Date:	Monday, August 04, 2008	Sheet	23 of 45







U11E			
B4	VSS[001]	VSS[107]	U5
B7	VSS[002]	VSS[108]	U10
B10	VSS[003]	VSS[109]	W11
B13	VSS[004]	VSS[110]	U14
B16	VSS[005]	VSS[111]	W16
B19	VSS[006]	VSS[112]	U21
B22	VSS[007]	VSS[113]	U22
D2	VSS[008]	VSS[114]	U25
D24	VSS[009]	VSS[115]	V3
E5	VSS[010]	VSS[116]	V8
E7	VSS[011]	VSS[117]	V9
E9	VSS[012]	VSS[118]	V23
E11	VSS[013]	VSS[119]	W1
E13	VSS[014]	VSS[120]	W4
E15	VSS[015]	VSS[121]	W6
E17	VSS[016]	VSS[122]	W7
E19	VSS[017]	VSS[123]	W9
E21	VSS[018]	VSS[124]	W15
F24	VSS[019]	VSS[125]	W19
G2	VSS[020]	VSS[126]	W21
G5	VSS[021]	VSS[127]	W22
G10	VSS[022]	VSS[128]	W25
G13	VSS[023]	VSS[129]	Y23
G16	VSS[024]	VSS[130]	AA1
G19	VSS[025]	VSS[131]	AA4
G21	VSS[026]	VSS[132]	AA4
H10	VSS[027]	VSS[133]	AA6
H12	VSS[028]	VSS[134]	AA6
H18	VSS[029]	VSS[135]	AA11
H23	VSS[030]	VSS[136]	AA13
J5	VSS[031]	VSS[137]	AA15
J8	VSS[032]	VSS[138]	AA16
J10	VSS[033]	VSS[139]	AA17
J11	VSS[034]	VSS[140]	AA19
J12	VSS[035]	VSS[141]	AA21
J13	VSS[036]	VSS[142]	AA22
J15	VSS[037]	VSS[143]	AA25
J21	VSS[038]	VSS[144]	AB3
J22	VSS[039]	VSS[145]	AB9
J23	VSS[040]	VSS[146]	AB11
K2	VSS[041]	VSS[147]	AB13
K9	VSS[042]	VSS[148]	AB15
K10	VSS[043]	VSS[149]	AC24
K11	VSS[044]	VSS[150]	VSS[150]
K12	VSS[045]	VSS[151]	AC1
K13	VSS[046]	VSS[152]	AC10
K15	VSS[047]	VSS[153]	AC12
K17	VSS[048]	VSS[154]	AC14
K23	VSS[049]	VSS[155]	AD6
L5	VSS[050]	VSS[156]	AD9
L9	VSS[051]	VSS[157]	AD9
L10	VSS[052]	VSS[158]	AD16
L16	VSS[053]	VSS[159]	AD16
L17	VSS[054]	VSS[160]	AD22
L21	VSS[055]	VSS[161]	AE3
L22	VSS[056]	VSS[162]	AE11
L25	VSS[057]	VSS[163]	AE13
M9	VSS[058]	VSS[164]	AE15
M10	VSS[059]	VSS[165]	VSS[165]
M12	VSS[060]	VSS[166]	VSS[166]
M13	VSS[061]	VSS[167]	AE8
M14	VSS[062]	VSS[168]	V9
M16	VSS[063]	VSS[169]	I16
M17	VSS[064]		
M2	VSS[065]		
N5	VSS[066]		
N9	VSS[067]		
N10	VSS[068]		
N12	VSS[069]		
N13	VSS[070]		
N14	VSS[071]		
N16	VSS[072]		
N17	VSS[073]		
N21	VSS[074]		
N22	VSS[075]		
N25	VSS[076]		
N26	VSS[077]		
P9	VSS[078]		
P10	VSS[079]		
P12	VSS[080]		
P13	VSS[081]		
P14	VSS[082]		
P16	VSS[083]		
P17	VSS[084]		
P23	VSS[085]		
R5	VSS[086]		
R7	VSS[087]		
R8	VSS[088]		
R9	VSS[089]		
R10	VSS[090]		
R16	VSS[091]		
R17	VSS[092]		
R19	VSS[093]		
R21	VSS[094]		
R22	VSS[095]		
R25	VSS[096]		
T2	VSS[097]		
T8	VSS[098]		
T10	VSS[099]		
T11	VSS[100]		
T12	VSS[101]		
T13	VSS[102]		
T14	VSS[103]		
T15	VSS[104]		
T16	VSS[105]		
T23	VSS[106]		
AM2801 Q545 A2 FCBGA569P ICH9M			

Title			
ICH9M(SFF) 4/4			
Size		Document Number	
CustpmBradstreet			
Date:		Monday, August 04, 2008	
Sheet		1 24 of 45	
Rev		<RevCode>	


has a FN  
<http://hobi-elektronika.net>



3.09V




updated FootPrint: Y\_7A25000110\_2P 2007-12-20



<http://hobi-elektronika.net>


Title			
Gi/Ga LAN 1/2			
Size	Document Number	Rev	Code
Custom	Bradstreet	<Rev	
Date:	Monday, August 04, 2008	Sheet	25 of 45






### LAN ANALOG SWITCH

L	B1	MB
H	B2	Dock

pull high




need del




Please nearby LAN conn




USE DC234000B00 PCB Footprint, FOX\_JM36113-P1063-7F\_8P, same with EFL31 2008-03-18



Realtek reference circuit for EMI!





### WWAN/GPS





### WLAN/WiMax (Echo Peak)/

### DEBUG port





### WLAN (Shirley Peak)



Title		MINI-Card, Debug	
Size	Document Number	Rev	<Rev> Code>
Customer	Bradstreet		
Date:	Monday, August 04, 2008	Sheet	27 of 45

# Expansion Board Conn

del 48MHZ termination R&C  
2008-03-21




EXPANSION_ID0	EXPANSION_ID1	IO Expansion Type
1	1	Smart Card + Express Card
1	0	Reserver
0	1	Reserver
0	0	Reserver


need update the CIS symbol  
Foot print update OK  
0416

ACES\_88072-4071  
Need come out a solution for CLK\_48M\_SMC signal  
once no Smart-Card inserted.  
11-03

# TPM




Base I/O Address  
0 = 02Eh  
\*1 = 04Eh (Default)




<http://hobi-elektronika.net>


Title		Expansion, TPM	
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	28 of 45




SA934750000, need apply symbol for it.  
Modify OK  
2007-12-17



Place decoupling caps as close to Codec as possible.



92HD71B7X5NLGXA1X8\_QFN48\_7X7



For MB HP Port A

For MB MIC Port B


For DOCK MIC Port C

DOCK_MIC_PLUG#	DMIC1 DMIC2 DMIC3	DOCK_MIC (PIN 23/24)
H	ENABLE	DISABLE
L	DISABLE	ENABLE


MB_HP_PLUG#	INT_SPK_L INT_SPK_R	PIN35 PIN36
H	ENABLE	
L	DISABLE	

SENSE PIN	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT A (PIN 41,39)	MB HP
	20k	PORT B (PIN 21,22)	MB MIC
	10K	PORT C (PIN 23,24)	DOCK MIC
SENSE B	20k	PORT F (PIN 16,17)	DOCK HP

MIC_SEL (Pin43)	INT_MIC1	INT_MIC2	INT_MIC3
L (Landscape)	ENABLE	DISABLE	ENABLE
H (Portrait)	DISABLE	ENABLE	ENABLE




Bradstreet Audio Port	92HD71B7 Port
Internal DMIC1	DMIC_DATA0
Internal DMIC2	DMIC_DATA1
Internal DMIC3	DMIC_DATA1






For DOCK HP Port F

**Compal Electronics, Inc. (KunShan)**  
 Title: IDT 92HD71B7 Codec  
 Document Number: Bradstreet  
 Date: Monday, August 04, 2008  
 Sheet: 29 of 45  
 Rev: 0.1




GAIN0	GAIN1	AV (inv)	INPUT IMPEDANCE
0	0	6dB	90K ohm
0	1	10dB	70K ohm
1	0	15.6dB	45K ohm
1	1	21.6dB	25K ohm



Change to SA731157010  
2008-05-26

SEL	
0	B0
1	B1 *

this CONN chose by ME






JP18, Right


Speaker this CONN chose by ME

JP19, Left, near by FAN

# AUDIO JACK



# LED








Follow Bill command to delete the LED brightless controller circuit.  
1-19

Need double check the signal type.

<http://hobi-elektronika.net>

Title			
LED			
Size	Document Number	Rev	<Rev Code>
Custom	Bradstreet		
Date:	Monday, August 04, 2008	Sheet	31 of 45

# Thermal Sensor




# Blue Tooth



## USI BT solution

Delete +3V\_BT power switch.  
2007-11-15

MB signal		new BT signal	
1	GND	1	GND
2	USB+	2	USB+
3	USB-	3	USB-
4	HOST_ALERT#	4	BT_ACTIVE (PIO5)
5	BT_ACTIVE	5	BT_Priority/Ch_Clk (PIO4)
6	HW_RADIO_DIS#	6	HW_RADIO_DIS# (PIO3)
7	WLAN_ACTIVE	7	WLAN_ACTIVE/Ch_Data (PIO6)
8	+3.3V	8	+3.3V
9	NC	9	LED (PIO7)
10	GND	10	GND



# Camera




<http://hobi-elektronika.net>



Title			
Thermal Sensor			
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	32 of 45

# Finger Printer



change to LCD MOS?





## Side button



## Top side Board Connect to M/B





change JP24 to SP01000R700 ACES\_88512-1641\_16P 0619, DVT  
change JP11 to SP02000H800 ACES\_87213-1400G\_14P 06/26 DVT




## USB ON MB


### USB Over Current



## USB Port 0



## USB Port 1




<http://hobi-elektronika.net>

Title		FRP/IO/BTN/Wireless-SW	
Size	Document Number	Rev	<Rev Code>
Customer	Bradstreet		
Date:	Monday, August 04, 2008	Sheet	33 of 45




# Power BTN

D18:  
 OLD: SC2N202U0T4  
 NEW: SC2N202U010




Place nearby JP29 2008/07/19

# BIOS-ROM/SPI




# Discharge




<http://hobi-elektronika.net>

Title		
BIOS-ROM/Power-Button		
Size	Document Number	Rev
Custom	Bradstreet	<Rev Code>
Date:	Monday, August 04, 2008	Sheet 35 of 45

# Docking Connector



# KeyBoard Connector





DOCKING\_DET# cycle: 2007-11-26

Change the pin assignment DVT, 0619

Add pull high? 12-26

detect loop



need change follow power's suggestion 2007/12/19

For Keyboard controller.


For External USB Port.

Pogo Connector


<http://hobi-elektronika.net>

Title			Dock Conn/Keyboard Conn		
Size	Document Number	Custom	Bradstreet	Rev	<Rev Code>
Date:	Monday, August 04, 2008	Sheet	36	of	45


**+3VALW to +3VS Transfer**




**+5VALW to +5VS Transfer**




**+1.5V\_MEM to +1.5VS**




**RTC**



need update CIS symbol,  
right now symbol is  
MAXELL\_ML1220T13RE\_2P,  
same with IGT30



del H15,H12,H29  
h30,h31 change to 2.5\*2.0  
h28 change to 2.4\*2.9  
h14 change to 3.3  
  
DVT, 06-12



<http://hobi-elektronika.net>


Title			POWER GOOD! +3VS/1.5VS.5VS
Size	Document Number	Rev	
Customer	Bradstreet		
Date	Monday, August 04, 2008	Sheet	37 of 45

080315:DCjack P/N TBD

071031 ??update into SM010018210  
 (071010 Circuit PL1 ,PL2,PL3 SM010008E10)  
 080422: PL1 into SM010020720 for height limit  
 080712:PL1,PL3 from SM010020720 to SM010016410


**DC301001M80**

PJPDC1  
 SINGA\_2DW-0005-B03  
 conn@  
 080416: Modify: PJP2---PJPDC1



08-03-25 add ready docking, I=2A,  
 P=3W  
 080718:Ready dock ,CP=1.8A

080319:update PJ1 into PJP15  
 080410:PD2 pop,  
 080410:update ready dock  
 diode into small size SC11QS04000  
 080416: Modify: PR128 Pin1  
 +3.3VALW into +3VALW  
 080418: Del PJP15



080409 William update by Power  
 bugdet\_Rev0.8 from Million.

080319:update PJ. into PJP  
 add PJP10, Del@

Title	DC-IN		
Size	Document Number		Rev
Custom	Bradstreet		<Rev Code>
Date:	Monday, August 04, 2008	Sheet 38 of 45	


**Battery-1**

070913 william :BATT CONN  
Pin1 BATT+, Pin2 ID  
Pin3 B/I , Pin4 TS  
Pin5 SMD, Pin6 SMC  
Pin7 GND

080416: Modify: TS=>SD , High:Slot 1 (BATT\_A)  
Low Slot 2  
Cancel TS function, Del PR17, no connect  
BATT\_TEMP\_A  
080422: ID=>SD , High:Slot 1 (BATT\_A)  
Low Slot 2 (BATT\_B)  
Add PR195, PR196

080424: Customer no  
need "slot detect" by Battery Vendor no support  
so PR196 update into no pop  
080424: BATT CONN , LTCX000P200, new CIS\_Symbol  
DC010804225, "ALLTO\_C144U2-107A8-L\_7P-T"

080319:update PL2 into SM010020720  
(CPU input FILTER PL7)




080319:SMB Address:0011 000

**Battery-2**


080416: Modify:  
PUP3---PBATT1  
PUP4---PBATT2

080319:update PL3 into SM010020720  
(CPU input FILTER PL7)




080416: Modify: TS=>SD  
, Low Slot 2, (BATT\_B)  
Cancel TS function  
Cancel TS function, Del PR23, no connect  
BATT\_TEMP\_B, PR25 connect to Ground  
080422: ID=>SD , High:Slot 1 (BATT\_A)  
, Low Slot 2 (BATT\_B)

**PH1 under CPU bottom side :**  
CPU thermal protection at 85 degree C  
Recovery at 70 degree C




080319:update VS into VIN




080319:update PU14A into PU3A  
080414:update PU3A into PU5A, Add PD16  
080422: PD16 into SCS00000200  
080704: PR26 @, change PD16 to PR197=10K  
update Vin Detector Value

Vin Detector(080704)		
Min	Tyb	Max
H-L 16.61	17.234	17.713
L-H 17.430	17.901	18.384




080419:50W adapter  
 Li-ion battery, 103450 size, 2000mAh/3.7V  
 I<sub>chgr</sub> = 0.7C = 1.4A = (V<sub>srset</sub>/V<sub>vdac</sub>) \* (0.1/PR44)  
 I<sub>adapt</sub> = (V<sub>acset</sub>/V<sub>vdac</sub>) \* (0.1/PR37) = 2.3658A (CP.89.90%)  
 V<sub>acse</sub> = 1.1781V, PR48/(PR47+PR48) = 0.357  
 Update PR47, PR48

Input OVP : 22.3V    Vovpset = 3.1V  
 Input UVP : 17.26V  
 Fsw : 300KHz  
 ACDET : I<sub>adapt</sub> sense if ACDET > 0.6V  
 Adapter Voltage is detected ACDET > 2.4V



080319 add the circuit to prevent ACOP protection by charger.




pr64 accurate value 104.757K

**LI-4S : 17.8V --- BATT-OVP = 1.9758V**  
**BATT-OVP = 0.111 \* BATT+ <http://hobi-elektronika.net>**

<2008-04-04/William> BQ24751 Pin15 Add PC140 (SE071101J8)  
 But HW had add "10U\_0805\_10V42" C242 in IADAPT\_R

080319: need update CHGVADJ contact EC DA3 (Pin72) from Pin68,

<2008-04-04/William> Update CHGVADJ PR60 into 210K (SD034210380)  
 PR62 into 499K (SD034499380)



IREF	Current
2.452V (080419)	080419: 1.4A = 0.7C

CELLS	CELL COUNT
Float	2
AGND	3
VREF	4


V<sub>charge</sub> = Cell count \* 4.2V If V<sub>vadj</sub> = V<sub>regn</sub>  
 V<sub>charge</sub> = Cell count \* (4 + 0.2 \* V<sub>chgvdj</sub>)  
 VREF = 3.3V

080319: data sheet Page 19

080704: (1) Pop PR56, PQ10 (2) PQ10: 1: charge ACIN into ACIN\_DELAY


>>> ACIN\_DELAY 41

Title		CHARGER
Size	Document Number	Rev
Customer	Bradstreet	<Rev Code>
Date:	Monday, August 04, 2008	Sheet 40 of 45



<http://hobi-elektronika.net>

Title		Battery Select	
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	41 of 45



080319 +3VALWP:TDC 4.5A, Peak 6.4A, OCP 7.5A

071120 : 3.3 out C ,update into SF22001M300 by JAT10 PC30

080410: system controller inductance PL5,6 into SH000008900

080708:DFX request ,for bigger Pad , EVT PL5,PL6 footprint ,CYNTE\_PCMB063T-8R2MS\_2P DVT ,CYNTE\_PCMB063T-8R2MS\_2P-S or CYNTE\_PCMB063T-8R2MS\_2P-s

071120 : 5V out C ,update into SF22001M300 by JAT10 PC35

080319 +5VALWP:TDC 4A, Peak 5.7A, OCP 6.9A

080712:5V,OCP PR107 from 330K to 309K


080418: add PR133, Pop PR133 ---400kHz/500kHz for digitizer issue\_investigation Pop PR111 --- 300kHz/200kHz. 080704:net "2VREF\_ISL6237" put on PR111 pin2

080319:contact PQ23 pin3 to PR112.1 for test  
add PD14 ,contact EN1  
add PC138 ,contact PIn5 NC for second source  
080404:Update PC80 to 0.22U(as PC79)

Title		3VALW/5VALW	
Size	Document Number		
Custom	Bradstreet	Rev	<Rev Code>
Date:	Monday, August 04, 2008	Sheet	42 of 45

080416: Vcore IC into 6261A  
 080422: Pin2 connect PM\_WPROK

Need change to 499ohm 1%.  
 SD034499080  
 2007-12-19



080404: 6261, Pin2 contact VCCP\_PG00D(1.05V\_OK), need study Pin2 contact signal, is HW timing request?  
 080415: into 6261A, Pin2 reserve  
 080423: Pin2 PMON, PR129 into 40.2K

Add 68ohm pull for H\_PROCHOT#, Follow Intel DG, 2007-11-15  
 080419: update R478 into PR478

080416: Del PC94, PC95, PR133 Change PR136 into 14.7K for OCP, add PH3

080121: OCP EA, PR136 from 14.7K to 4.41K ???

080307: change +5VS into +5VALW To eliminate glitch on VRMPWRGD



080307: change +5VS into +5VALW To eliminate glitch on VRMPWRGD

080319: add 0-ohm 603 resistors on low gate drivers

080319 +VCC CORE: TDC 12A, Peak 17A, OCP 21A



<http://hobi-elektronika.net>

Title		CPU_CORE	
Size	Document Number	Rev	
Custom	Bradstreet	<Rev Code>	
Date:	Monday, August 04, 2008	Sheet	43 of 45



<http://hobi-elektronika.net>

Title	1.05V		
Size	Document Number	Rev	
Custom	Bradstreet		<Rev Code>
Date:	Monday, August 04, 2008	Sheet	44 of 45



# Change List ~ 1

Items	Page	Title	Date	Request Owner	Issue Description and Solution Description	Version
1	P7	CPU thermal sensor SMBus	2008/05/14	Compal/Kaberl	change CPU thermal(U3) sensor to SMB_EC2 follow Compal common design	X 0.2
2	P8/14	change C33 C101 PN	2008/05/14	Compal/Ice	change the C33 C101 from SGA19331D20 to SGA19331D10 because the high limitation	X 0.2
3	P35	add pull down at SUSP# and SYSON	2008/05/14	Compal/Ice	VS power will auto up when plug AC adapter, it will cause the LED auto flash, so add pull down R343 and R344 to discharge the power on SUSP# and SYSON	X 0.2
4	P23	ICH GPIO10 pull up Resistor	2008/06/06	Compal/Ice	the power of ICH GPIO10 is SUSPEND, so the pull high R should be +3VALW, change R248 pull high to +3VALW	X 0.2
5	P7	update Fan schematic	2008/06/06	Compal/Ice	change FAN schematic based the FAN type, Del Q1, R4, C32, D1, R95, add U25	X 0.2
6	P34	EC GPIO	2008/06/14	Compal/Kaberl	change EC GPIO to follow Compal common design pin 39 to WLAN_ECHO_OFF#, pin62 to USER1#, add D43, Pin 34 => LED_PWM Pin 27 => AC_OFF Pin 68 => CAM_CAPTURE	X 0.2
7	P34	EC GPIO	2008/06/26	Montion/ID	delet USER button 2 because ID change	X 0.2
8	P23	power switch	2008/06/27	Compal/Ice	change FPR, WWAN, and Camera power control swith to AO1320. For WWAN, add U43, Q34, CAM add U44, C404, FPR, add U45	X 0.2
9	P34	DOCK_CHG_EN#	2008/06/27	power william	this signal is high active, so change it from DOCK_CHG_EN# to DOCK_CHG_EN	X 0.2
10	P34	EC_DVI_EN#	2008/06/27	Compal/Ice	this signal is high active, so change it from EC_DVI_EN# to EC_DVI_EN	X 0.2
11	P34	DC-DC MOS Gate voltage	2008/06/27	Compal/Ice	U30, U31, U32 gate is pull high to +VSB, it is 19V and may destroy the DC-DC Mos, so add R352, R353, R354 to reduce gate voltage	X 0.2
12	P23	ICH PCIE port	2008/07/01	BIOS/Nash	if disable port 0, the other ports will also be disabled, follow BIOS suggestion, exchange port 1 and port 5	X 0.2
13	P34	PM_SLP_S3#	2008/07/01	Compal/Ice	Add a 0 ohm Resistor on the net PM_SLP_S3# for HW signal test, add R350	X 0.2
14	P13	MCH_DVI_HPD	2008/07/03	Compal/Ice	reserve 0 ohm Resistor R96 on the net MCH_DVI_HPD for the new leve shift of DVI	X 0.2
15	P23	ICH PCIE port	2008/07/16	BIOS/Nash	follow BIOS/Motion suggestion, change port 1 to GLAN, and port3 to dock	X 0.2
16	P23	Add NEW_SHUTD#	2008/07/16	Motion	follow customer require add NEW_SHUTD# for save the power	X 0.2
17	P13	ICH GPIO	2008/07/17	Compal/Ice	because the GPIO power is +3vs, but EXPRESS_DET# need pull high to 3VALW, so change EXPRESS_DET# to GPIO56, and GPIO48 change pull high to +3VS	X 0.2

<http://hobi-elektronika.net>

Title		<Title>	
Size	Document Number	Rev	<Rev Code>
Custom	<Doc>		
Date:	Monday, August 04, 2008	Sheet	46 of 46