

POWER

**SYSTEM
RESET CIRCUIT** PG 39

RUN POWER SW PG 46

**BATT
CHARGER** PG 40


**AC/BATT
CONNECTOR** PG 41

CPU VR PG 44

DC/DC PG 45
+3.3V_SUS/+5V_SUS/+15V_SUS


REGULATOR PG 42
VCC_NB & +1.2V_ALW_SUS

REGULATOR PG 43
+1.8V_SUS/+0.9V_DDR_VTT
+1.5V_RUN



FX5 SAPPORO-INTEGRATED

REV : A00



Title Schematic Block Diagram.1		
Size FX5	Document Number FX5	Rev 1A
Date: Friday, May 04, 2007	Sheet 1	of 61

INDEX

Pg#	Description
1	Schematic Block Diagram
2	Front Page
3-6	Turion 64
7-8	DDRII SO-DIMMX2
9-13	RS690T
14-17	SB600
18	Clock Generator
19	LCD Conn. & CK-SSCD
20	CRT&TV CONN
21-23	8-IN-1 CARD READER
24	SATA (HDD&CD_ROM)
25	MINI-PCI
26	WWAN
27	Express Card & Smart Card
28	USB
29	SIO (MEC5025)
30	SIO (ECE5011)
31	FLASH,RTC&KC
32	TP&CIR
33	Audio CODEC(STAC9205)&
34	AUDIO CONN Digital MIC/Camera
35	FAN & Thermal
36	LAN (BCM4401)
37	LAN JACK
38	SWITCH&LED
39	System Reset Circuit
40	Charger
41	DCIN,BATT CONNECTOR
42	+1.2V_ALW_SUS,+NB_VCORE
43	+1.8V_SUS,+0.9V_DDR_VTT,+1.5V_RUN
44	VHCORE(MAX8774)
45	+3.3V_ALW,+5V_ALW
46	RUN Power Switch
48	EMI CAP & SCREW HOLE
49	SMBUS BLOCK
50	POWER BLOCK
51	Chipset Power Block

PCI Device	IDSEL	REQ# / GNT# - PIRQ (S/Y)
Cardbus (OZ601)	AD17	N/A
Docking	AD24	N/A
MediaCard & 1394 (R5C832)	AD17	REQ1# / GNT#1 - PIRQC# (Media Card), PIRQD# (1394) & SERIRQ.
LOM (4401)	AD16	REQ0# / GNT#0 - PIRQB#.

PCI-E	Destination (S/Y)
Lane0	MINI CARD-3 WWAN
Lane1	MINI CARD-1 WLAN
Lane2	MINI CARD-2 WPAN
Lane3	EXPRESS CARD

IC Chips	USB Port#	Destination (S/Y)
SB600	0	Right side Pair Top as viewed in the front
	1	Right side Pair Bot. as viewed in the front
	2	Rear Side Top
	3	Rear Side Bottom
	4	Left side Pair Tot as viewed in the front
	5	Camera
	6	Express Card
	7	3rd Mini Card USB(WPAN)
	8	Left side Pair Bot. as viewed in the front
	9	WWAN

Power States

Power Rail	Control Signal	S0/M0	S3/M1	S3/M1	S4/M1	S3/M-off	S4/M-off	S5/M-off
+15V_ALW								
+5V_ALW								
+3.3V_ALW								
+1.2V_ALW_SUS								
+5V_SUS								
+3.3V_SUS								
+1.8V_SUS								
+0.9V_DDR_VTT								
+5V_RUN								
+1.2V_RUN								
+1.8V_RUN								
+3.3V_RUN								
+2.5V_RUN								
+VCC_VCRE								
+NB_VCORE								
+LCDVCC								
+3.3V_WLAN								
+3.3V_LAN								

PM Table

Power Plan	State	+15V_ALW +5V_ALW +3.3V_ALW +1.2V_ALW_SUS	+5V_SUS +3.3V_SUS +1.8V_SUS +0.9V_DDR_VTT	+5V_RUN +3.3V_RUN +2.5V_RUN +1.8V_RUN +1.5V_RUN +1.2V_RUN +VCC_CORE +NB_CORE
S0		ON	ON	ON
S3		ON	ON	OFF
S5 S4/AC		ON	OFF	OFF
S5 S4 on battery		OFF	OFF	OFF






+1.2V_RUN



LAYOUT: Place bypass cap on topside of board


Rev
1A

Sheet 3 of 61




Place Capacitors for +0.9V_CPU_M_VREF_SUS < 1" from the RS690T.
+0.9V_CPU_M_VREF_SUS trace length < 6", trace width > 15mils and
20mils spacing from any adjacent signals in X, Y, Z directions.

CPU_VTT_SUS_SENSE
should be routed as 10mils
and 10mils spacing from any
adjacent signals in X, Y, Z
directions.














DDR II: CMD/CTRL/CLK
Athlon 64 S1
Processor Socket

Processor DDR2 Memory Interface





ATHLON Control and Debug





Athlon 64 S1
Processor Socket




GROUND

Athlon 64 S1
Processor Socket




BOTTOMSIDE DECOUPLING



22uF/4V/0805->X6S
0.22uF/6.3V ->X5R
0.01uF/25V ->X7R
180pF/50V ->NPO



DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE



For EMI place split GND VDDIO.


10uF/4V/0805->X6S
4.7uF/6.3V/0603->X5R
0.22uF/6.3V ->X5R
0.01uF/25V ->X7R
180pF/50V ->NPO
1N/50V ->X7R



PROCESSOR POWER AND GROUND




Title		
ATHLON64 PWR & GND		
Size	Document Number	Rev
FX5		1A
Date:	Friday, May 04, 2007	Sheet 6 of 61

A is required to route to Top SoDIMM for AMTto function. Ch.A SODIMM needs to be populated for Intel AMT support.








Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT



Title		
DDRII TERMINATION		
Size	Document Number	Rev
FX5		1A
Date:	Friday, May 04, 2007	Sheet 8 of 61







NB RS690T POWER STATES					
Power Signal	S0	S1	S3	S4/S5	G3
VDDHT	ON	ON	OFF	OFF	OFF
VDDR	ON	ON	OFF	OFF	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVDD	ON	ON	OFF	OFF	OFF
HTPVDD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF



QUANTA
COMPUTER






TitleRS690T-POWER

SizeDocument NumberFX5




DateFriday, May 04, 2007

Sheet12 of 61

Rev1A



	SB CALIBRATION RESISTOR VALUE	
BALL	SB600	SB460
CALRP	562 OHM 1%	150 OHM 1%
CALRN	2.05K 1%	150 OHM 1%
CALI	0 ohm	4.12K 1%



SB600 SB 27x27mm

Part 1 of 4

PCI EXPRESS INTERFACE

PCI CLKs

PCI INTERFACE

LPC

RTC

CPU

RTC


RTC

RTC

RTC



RTC

RTC




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOT FAIL TIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET DEFAULT	BYPASS PCI PLL DEFAULT	BYPASS ACPI BCLK DEFAULT	BYPASS IDE PLL DEFAULT	USE EEPROM PCIE STRAPS DEFAULT	BOOT FAIL TIMER ENABLED DEFAULT

Note: SB600 has 15K internal PU FOR PCI_AD[28:23]




QUANTA
COMPUTER






Title SB600M-PCIE/PCI/LPC		
Size FX5	Document Number FX5	Rev 1A
Date Friday, May 04, 2007	Sheet 14	of 61




15K internal PU for RTC_CLK
, External PU/PD is not required.
SB600 has 15K internal PD for AC_SDOUT



CLK_PCI_PCCARD						
	AC_SDOUT	RTC_CLK	PCI_CLK4		PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8 DEFAULT	H, H = PCI ROM H, L = SPI ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC	USE EXT. 48MHZ DEFAULT	CPU IF=P4	L, H = LPC ROM L, L = FWH ROM	



	LBF_ID2	LBF_ID1	LBF_ID3
Hyanix	0 R476	0 R455	0 R477
Qimonda	0 R476	0 R455	1 R455
Samsung	0 R476	1 R456	0 R477




Title			
SB600M HDD/POWER			
Size	Document Number	Rev	
	FX5	1A	
Date:	Monday, May 07, 2007	Sheet	16 of 61




+3.3V_CLK(40 mils)

- 1- PLACE ALL SERIAL TERMINATION RESISTORS CLOSE TO U15
- 2- PUT DECOUPLING CAPS CLOSE TO Clock Gen. POWER PIN



Smbus address D2

These are for backdrive issue.




EXT CLK FREQUENCY SELECT TABLE(MHZ)


FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

CLKREQA# CONTROL SRC5
CLKREQB# CONTROL SRC2
CLKREQC# CONTROL SRC0







Close Connectot.






Close Connectot.




Close Connectot.



Close Connectot.





Setting R,G,B trace impedance to 50 ohm.

Place near U31 and U30
< 200 mil

Place near JVGA1 connector < 200 mil

Place All of those Inductors
Caps close to JTV <200 mils


Populate R364 & De-populate R361
when component VIDEO is enable.


Place D27,D28,D29 close
to JVGA1 <200 mils


Place D19,D20,D21 close
to JTV1 <200 mils




Title CRT&TV CONN		
Size FX5	Document Number FX5	Rev 0.1
Date: Friday, May 04, 2007	Sheet 20	of 61












Close pin 4









	FX5 (Sapporo)	GX2 (Yebisu)
R689	X	V
C801	X	V
C802	X	V
C805	V	X
C807	V	X



MiniCard WLAN connector





Support for WoW



DEBUG PINS

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81

MiniCard WPAN connector




QUANTA COMPUTER

Title: MINI-PCI

Size: Document Number FX5 Rev 0.1



Date: Friday, May 04, 2007 Sheet 25 of 61

MiniCard WWAN connector





Title WWAN		
Size FX5	Document Number	Rev 0.1
Date: Friday, May 04, 2007	Sheet 26	of 61

+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.



EXPRESS+MDC



Title	ExpressCard/SmartCard
-------	-----------------------


Size	Docu FX5
------	-------------



Document Number

Rev	
0.1	

Date: Friday, May 04, 2007




Sheet 27 of 61






BID2	BID1	BID0	Board Revision
0	0	0	SST (X00)
0	0	1	PT (X01)
0	1	0	ST (X02)
0	1	1	QT (A00)

PROCHOT# change to CPU_PROCHOT# per ref schematic.



Layout Note:
Place R420 within 500 mils from SPI flash.
Place R398 & R396 within 500 mils of the
MEC5025.




The schematic diagram illustrates the power supply for the RTC module. It features an RTC cell connected to the RTC_LDO and PWR_SRC. The RTC_LDO is a MAX1615 (U29) configured as a voltage detector. The PWR_SRC is connected to the RTC module via a diode D23 and a capacitor C467. The RTC module is connected to the RTC_LDO via a diode D22 and a resistor R379. The RTC module is identified as MLX_53261-0371 and RTC-Maxell CR2032-FM5(LF).




Rev	0.1
-----	-----

Sheet 31 of 61

TP



CIR



Title TOUCH PAD, BULE TOOTH & FIR

Size Document Number FX5


Rev 0.1

Date: Friday, May 04, 2007

Sheet 32 of 61



Package 1206 for THD+N performance for Vista Logo requirements.

AUD_LINE_OUT_L C349 1 2 0.033U/50V/1206
AUD_LINE_OUT_R C355 1 2 0.033U/50V/1206
AUD_HP_OUT_L C363 2 1 1U/25V/1206
AUD_HP_OUT_R C365 2 1 1U/25V/1206




INTERNAL SPEAKER AMP


MAX9789A
TQFN 32PIN



For TPA6040A, pop R642, depop R643.





Layout Note:
Place close to pin 9.





Layout Note:
Place close to U23 pin30.


Layout Note:
Place close to U23.




GAIN2	GAIN1	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB






Audio Connect and Sniffer



















Sniffer LED




Digital Camera Power Switch












RUN_POWER




SB_PWRGD




SUSPWROK and RUNPWROK



SUS_POWER



PLTRST Buffer



	FX5 (Sapporo)	GX2 (Yebisu)
PR104	V	X
PR118	V	X
PR119	X	X
PR116	V	X
PR117	V	X
PC132	V	X
PC123	V	X
PC130	V	X
PC126	V	X
PU5	V	X
PR129	V	X
PC125	V	X
PC122	V	X
PC118	X	X
PR120	V	X
PR121	V	X
PQ39	V	X
PR122	X	X




TABLE 1

ADAPTER(W)	TRIP CURRENT (A)	PR118	PR116	PR117	**PR119
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K




**PR119 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.


Adress : 16H

JABT1


BATT1+
BATT2+
SMB_CLK
SMB_DAT
BATT_PRES#
SYSPRES#
BATT_VOLT
BATT1-
BATT2-


FOX_BP02093-H4T2-7F





+1.8V_SUS +/- 5%
Design current 9.39A
Maximum Current 13.41A
OCp point is 16.8A





QUANTA
COMPUTER

DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW

Place these CAPs
close to FETs


Place these CAPs
close to FETs

Ton:OUT1/OUT2 Switching Frequency
VCC: 200kHz/300kHz
OPEN (REF): 400kHz/300kHz
GND: 400kHz/500kHz

5 Volt +/- 5%





Design Current: 7.34 A
Maximum current:10.49A
OCP point is 13.1A











3.3 Volt +/- 5%
Design Current:7.98A
Maximum current:11.4A
OCP point is 13.8A





3VALW.5V.3V. power on

Size	Document Number	Rev
FX5		1A
Date:	Friday, May 04, 2007	Sheet 45 of 61







Power Design Block Diagram

