

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT

BU5D Block Diagram




Table of Contents		
PAGE	DESCRIPTION	BOI-FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3-6	Processor	CPU
7-12	PCH	CLG
8	RTC	RTC
13-14	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
16	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	HSD
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecyoy	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0-S5
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
 GND_SIGNAL	32
 CARD_GND	21
 AGND_DC/DC	31
 GND	ALL

ITEM	Value Code	FUNCTIONS
1	EV@	DISCRETE
2	IV@	UMA
3	U3@	USB 3.0
4	U2@	USB 2.0 (colay W USB 3.0)
5	HM@	HDMI
6	NHM@	No HDMI
7	EHM@	External HDMI
8	3G@	3G
9	C@	Cost issue
10	MDC@	Modem
11	S3@	S3 Power Reduction
12	NS3@	No S3 Power Reduction
13	NGS@	No G-SENSOR
14	51@	1G LAN
15	52@	10/100 LAN
16	GS@	G-SENSOR
17	NMDC@	No Modem




PAGE	DESCRIPTION	BOI-FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	





Quanta Computer Inc.
PROJECT : BU5D


Size	Document Number	Rev
	POWER STAGE AND BOI-FUNCTION	1A
Date:	Tuesday, December 21, 2010	Sheet 2 of 41

Sandy Bridge Processor (DMI,PEG,FDI)









Processor Strapping

The CFG signals have a default value of "1" if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

CFG2 R25 EV@1K_4

CFG4 R961 *1K_4

CFG7 R995 *1K_4

REV-00 change to 5% tolerance

CFG6 R54 R57 *1K_4

CFG5 R57 *1K_4

CFG6 R54 R57 *1K_4

CFGQ[6:5] (PCIe Port Bifurcation Straps)
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

Quanta Computer Inc.

PROJECT :BU5D

Size

Document Number

Rev


Sandy Bridge 4/4

Tuesday, December 21, 2010

Print


6 of 21

Cougar Point-M (PCI-E, SMBUS, CLK)




Quanta Computer Inc.
PROJECT : BU5D
 Size Document Number
Cougar Point 3/6
 Rev 1A


Cougar Point (GPIO, VSS_NCTF, RSVD)






BOARD ID SETTING

10


Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9
UMA SKU	H	L							
YGA SKU									
W/O 3G									
W/O 3G									
W/O LED KB									
W/O LED KB									
14"									
15"									
W G-SNR									
W/O G-SNR									
W/ MDC									
W/O MDC									
W/ HDMI									
W/O HDMI									
NC									
13"									
W/ USB3.0									
W/O USB3.0									





COUGAR POINT (POWER)







U3011



H=4








N12M-GE -> 0xA7A

1010 -> PU15K

Logical Strap Bit Mapping			
	PU-VDD	PD	
5K	1000	0000	
10K	1001	0001	
15K	1010	0010	
20K	1011	0011	
25K	1100	0100	
30K	1101	0101	
35K	1110	0110	
45K	1111	0111	

4.99K/F: 4: CS34992FB25 (RES CHIP 4.99K 1/16W +/-1% (0402))
10K/F: 4: CS31002FB25 (RES CHIP 10K 1/16W +/-1% (0402))
15K/F: 4: CS31502FB25 (RES CHIP 15K 1/16W +/-1% (0402))
20K/F: 4: CS32002FB25 (RES CHIP 20K 1/16W +/-1% (0402))
25K/F: 4: CS32502FB25 (RES CHIP 25K 1/16W +/-1% (0402))
30K/F: 4: CS33002FB25 (RES CHIP 30K 1/16W +/-1% (0402))
35K/F: 4: CS33502FB25 (RES CHIP 35K 1/16W +/-1% (0402))
45K/F: 4: CS34502FB25 (RES CHIP 45K 1/16W +/-1% (0402))



REV-B2A Ra Default: Hynix VRAM
REV-C3A Ra Default: Samsung VRAM 1Gbit

20K/F: 4: CS32002FB25 (RES CHIP 20K 1/16W +/-1% (0402))

Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_417 [0]	FB_0_BAR_SIZE [0]	SMB_ALT_ADDR [0]
ROM_SCLK	PCI_DEVIDE[4] [1]	SUB_VENDOR [0]	SLOT_CLK_CFG [1]
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]
STRAP2	PCI_DEVID[3] [1]	PCI_DEVID[2] [0]	PCI_DEVID[1] [1]
STRAP1	3GIO_PADCFG[3][0]	3GIO_PADCFG[2][1]	3GIO_PADCFG[1][1]
STRAP0	USER[3] [1]	USER[2] [1]	USER[1] [1]

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		
0010	DDR3 64Mx16x4pcs, 128bit, 512MB, 800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x4pcs, 128bit, 512MB, 800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x4pcs, 128bit, 1GB, 800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x4pcs, 128bit, 1GB, 800MHz	Samsung		PD 45K
XXXX				

(Ra)

REV-B2A

GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	N/A	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP

**Quanta Computer Inc.**
PROJECT : BU5D


Size	Document Number	N12M-GE (GPIO/STRAPS)	Rev	1A
Date	Yvesley, December 21, 2019	Sheet	18	of 41

[3,6,7,8,9,10,11,13,14,15,17,21,22,25,27,30,31,32,34,39]


+3V_GFX




S3 power Reduction (SM_DRAMRST#) <S3P> <4>




S3 power Reduction (SM_DRAMPWROK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>




For S3 power Reduction VTT discharge <S3P> <13>




S3 power Reduction (CPU Power) <S3P> <5>







HDMI-SMBus <HDM>









HDMI-passive level shift <HDM>




HDMI-HPD <HDM>







Before RAMP must to remove
debug card component




SMBus(DDR3/WLAN/3G)




MINI Card Slot#2 <MNT>
3G




For SIM Card on daughter board





CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM


USB2.0 Left 1
USB2.0 Left 2 <U2B> <MMC> <EMI>



HDD Interface <H1D>


ODD Interface <ODD>

ODD Zero power . (Only for power) <OZP>




3D-LDO Power <GSR>

3D-Sensor IC <GSR>




3D-SMBus <GSR>

3D-u-micro P <GSR>




Codec (CX20671-21Z) <ADO>




Need to change 20671-21Z footprint


HP <ADO> <EMC>




External MIC <ADO> <EMC>




Internal Speaker <ADO> <EMC>




Atheros Lan <LAN> <LNG> <LN1> Default 10/100



<LAN> <LNG> <LN1>




PLACE NEAR LAN IC SIDE <LAN> <LNG>




TRANSFORMER

<LAN> <LNG>



RJ45 <LAN> <LNG> <LN1>




LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LOO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode

3 IN 1 CARD READER




3 IN 1 CARD READER




LED <LED>

AC-IN



BATTERY

D3A : LED luminance to light,15-ohm change 2.2K-ohm.




RF LED




POWER


D3A : LED luminance to light,15-ohm change 2.2K-ohm.



CARDREADER




HDD/ODD




ESD Protect <EMC>


FOR POWER LED




FOR BATTERY LED





FOR HDD/W-LAN LED



FOR 3G/CARDREADER LED



<EMI>




REV-00 Add 0.1u*7 for EMI





Quanta Computer Inc.


PROJECT : BU5D


Size	Document Number	Rev
LED/HOLE		1A
Date:	Tuesday, December 21, 2010	Sheet 31 of 41











Default	N12P-LP	N12M-GE	N12P-GV
PR150	15K C3110023629	NC	15K C3110023629
PR151	15K C3110023629	NC	15K C3110023629
PR152	15K C3110023629	NC	15K C3110023629
PR153	15K C3110023629	NC	15K C3110023629
PR154	15K C3110023629	NC	15K C3110023629

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	N12P-LP	N12M-GE	N12P-GV
LOW	LOW	0.905V	1.0V	0.98V
LOW	HIGH	0.90V Default	1.0V	0.98V
HIGH	LOW	0.9V	1.0V Default	0.98V
HIGH	HIGH	0.955V	0.98V	0.98V Default

		N12P-LP		N12MGE		N12P-GV	
R1	PH49	22.6K_F	4 C322627F915	47.5K_F	4 C334752F914	0.4	C300002J38
R2	PH50	0.4	C300002J38	0.4	C300002J38	0.4	C300002J38
R3	PR148	24.5K_F	4 C324327F902	27.0K_F	4 C324702F910	800K_F	4 C34302J38
R4	PH57	750K_F	4 C347852F901	1MF_F	C3511002F811	1MF_F	C3511002F811
R5	PR161,PR152	2.10K_F	4 C321102F912	2.32K_F	4 C322232F900	0.16K_F	4 C323142F900
NoF	PR149,PR151	3.24K_F	4 C323242F900	3.33K_F	4 C323130F912	0.24K_F	4 C323242F900

