

COMPAL CONFIDENTIAL

MODEL NAME : **ZAR00**

PCB NO : **LA-B541P**

BOM P/N : **i5 - 4319TQ31L01 (HSW)**
i7 - 4319TQ31L02 (HSW)

GPIO MAP: **GPIO map rev 3.6C**

Delray 17

Broadwell H-type (2 chip)

REV : 0.1 (X00)

2014.01.13

@ : Nopop Component


EMC@ : EMI/ESD/RF part

CONN@ : Connector Component

PXDP@,CXDP@ : Total debug Component (pop them until ST)

TB@ : Thunderbolt function

BDW@ : HSW_BDW compatibility circuit




PCB 178 LA-B541P REV0 M8	
Part Number	Description
DAA0008R000	PCB 178 LA-B541P REV0 M8

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title		Cover Sheet	
Size	Document Number	Rev	
	LA-B541P	0.1	
Date:	Monday, January 13, 2014	Sheet	1 of 67





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Block Diagram

Size: Document Number
LA-B541P
Date: Monday, January 13, 2014
Sheet: 2 of 67

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M1	LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M1	LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+PWR_SRC +PWR_SRC_S +5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +1.5V_RUN +0.675V_DDR_VTT +VCC_CORE +1.05V_RUN +3.3V_MXM +5V_MXM +MXM_PWR_SRC	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

SATA	DESTINATION
SATA 0	HDD 1
SATA 1	ODD
SATA 2	Dock
SATA 3	HDD 2
SATA 4	M.2 Slot-2
SATA 5	M.2 Slot-3

PCH	USB PORT#	DESTINATION
	0	IO Board- JUSB3 (Ext Left Side)
	1	JUSB1 (Ext Right Side)
	2	IO Board- JUSB1 (Ext Left Side)
	3	Docking USB3.0
	4	M.2 Slot-1 (WLAN/BT/WiGig)
	5	M.2 Slot-2 (WWAN/LTE/HCA)
	6	Docking USB 2.0
	7	USH
	8	Camera
	9	IO Board- JUSB2 (Ext Left Side)
	10	M.2 Slot-3 (SSD/HCA/Cache)
	11	Touch Screen
	12	NA
	13	NA

USH	0	BIO
	1	NA

PCI EXPRESS	DESTINATION
Lane 1	M.2 Slot-2 (WWAN/LTE/HCA)
Lane 2	M.2 Slot-3 (SSD/HCA/Cache)
Lane 3	10/100/1G LOM
Lane 4	MMI(Card reader)
Lane 5	TBT-1
Lane 6	TBT-2
Lane 7	M.2 Slot-1 (WLAN/BT/WiGig)
Lane 8	M.2 Slot-1 (WLAN/BT/WiGig)

Stack up


Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil
			SolderMask	IT-158
			Add Plating	
1	Top		Copper foil	0.5oz
		3.7	Prepreg	1080
2	GND1		Copper foil	1oz
		3.7	Core	4mil
3	Sig 1		Copper foil	1oz
		3.9	Prepreg	1080H+2116H
4	GND/PWR		Copper foil	2oz
		3.7	Core	4mil
5	Sig 2		Copper foil	1oz
		3.8	Prepreg	1080Hb2
6	Sig 3		Copper foil	1oz
		3.7	Core	4mil
7	GND/PWR		Copper foil	2oz
		3.9	Prepreg	1080H+2116H
8	Sig 4		Copper foil	1oz
		3.7	Core	4mil
9	GND 3		Copper foil	1oz
		3.7	Prepreg	1080
10	Bottom		Copper foil	0.5oz
			Add Plating	
			SolderMask	57.09
Overall Thickness (1.45mm ± 10%)				

USB3.0	DESTINATION
Port 1	IO Board- JUSB3
Port 2	JUSB1 (Ext Right Side)
Port 3	Docking
Port 4	NA
Port 5	IO Board- JUSB1
Port 6	IO Board- JUSB2

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Index and Config.			
Size	Document Number	LA-B541P	Rev 0.1
Date	Monday, January 13, 2014	Sheet 3	of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Power Rail		Rev
Size	Document Number	0.1
Date	Monday, January 13, 2014	Sheet 4 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PEG_CRX_GTX_C_P[0..15] <<PEG_CRX_GTX_C_P[0..15] <17>
PEG_CRX_GTX_C_N[0..15] <<PEG_CRX_GTX_C_N[0..15] <17>
PEG_CTX_GRX_P[0..15] >>PEG_CTX_GRX_P[0..15] <17>
PEG_CTX_GRX_N[0..15] >>PEG_CTX_GRX_N[0..15] <17>



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


Broadwell (1/7)

LA-B541P


Rev 0.1

Date: Monday, January 13, 2014 Sheet 6 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




COMPENSATION PU FOR eDP



CAD Note: Trace width=20 mils ,Spacing=25mil,
Max length=100 mils.

HPD INVERSION FOR EDP



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title				
Broadwell (4/7)				
Size	Document Number			Rev
	LA-B541P			0.1
Date:	Monday, January 13, 2014		Sheet 9 of 67	


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




CFG STRAPS for CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed





Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Broadwell (5/7)

LA-B541P

Title

Size

Document Number


Date: Monday, January 13, 2014

Sheet 10 of 67


Rev 0.1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


SVID ALERT







SVID DATA



VCC_SENSE




Difference with Diesel (follow HSW-BGA CRB Rev 0.7)




	HSW	BDW
RC105	X	V
CC137	X	V
CC173	X	V
RC72	X	V
RC73	X	V

HSW_BDW compatibility CKT



55A



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Broadwell (6/7)

LA-B541P



File	Document Number	Rev
Size	11	0.1
Date	Monday, January 13, 2014	Sheet

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Populate RD1, De-Populate RD2 for Intel DDR3
VREFDQ multiple methods M1
Populate RD2, De-Populate RD1 for Intel DDR3
VREFDQ multiple methods M3

Layout Note:
Place near JDIMM1.203,204



	SA0	SA1
DIMM2	0	0
DIMM4	0	1
DIMM1	1	0
DIMM3	1	1

The diagram illustrates a 2D chip layout. On the left is a CPU. To its right are four DRAM modules labeled A, B, C, and D. Module A is at the bottom left, B is at the bottom right, C is at the top right, and D is at the top center. Four J-DRAM interfaces are shown: JDIMM1 is between the CPU and D, JDIMM2 is between the CPU and A, JDIMM3 is between D and C, and JDIMM4 is between A and B. The layout is divided into a Top Side (containing D and C) and a Bottom Side (containing A and B).



Compal Electronics, Inc.

DDRIII-SODIMM SLOT1

LA-B541P


Date: Monday, January 13, 2014

Sheet 13 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







JDIMM2 STD Type H=5.2

Top Side




<13.8> DDR_A_DQS#[0..7] <<>
<13.8> DDR_A_DQS#[0..7] <<>
<13.8> DDR_A_DQ[0..63] <<>
<13.8> DDR_A_MA[0..15] <<>

All VREF traces should have 10 mil trace width








Layout Note:
Place near JDIMM2.Pin 203,204



DIMM Select

	SA0	SA1
DIMM2	0	0
DIMM4	0	1
DIMM1	1	0
DIMM3	1	1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DDRIII-SODIMM SLOT2

LA-B541P


Date: Monday, January 13, 2014 Sheet 14 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND/OR OTHER INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


All VREF traces should have 10 mil trace width

JDIMM3 STD Type H=5.2

<16,8> DDR_B_DQS#0[0..7] <<>
<16,8> DDR_B_DQS#0[0..7] <<>
<16,8> DDR_B_DQ[0..63] <<>
<16,8> DDR_B_MA[0..15] <<>









Layout Note:
Place near JDIMM3. Pin 203,204



DIMM Select

	SA0	SA1
DIMM2	0	0
DIMM4	0	1
DIMM1	1	0
DIMM3	1	1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




File	DDR3-SODIMM SLOT3	Rev	0.1
Size	Document Number	LA-B541P	
Date	Monday, January 13, 2014	Sheet	15 of 67


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL, INC. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

All VREF traces should have 10 mil trace width


JDIMM4 REV Type H=5.2



<15.8> DDR_B_DQS#[0..7] <<>>
 <15.8> DDR_B_DQ#[0..7] <<>>
 <15.8> DDR_B_DQ[0..63] <<>>
 <15.8> DDR_B_MA[0..15] <<>>






Layout Note:
Place near JDIMM4.Pin 203,204



DIMM Select

	SA0	SA1
DIMM2	0	0
DIMM4	0	1
DIMM1	1	0
DIMM3	1	1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

DDRIII-SODIMM SLOT4






LA-B541P

Document Number


Monday, January 13, 2014

Sheet 16 of 67


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. (DELL) THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




2 chip XDP debug component list - PCH side(PXDP@)			
Item	Qty	Part reference	Part description
1	1	CH2	SE00000G880 (5 CER CAP 0.1U 25V K X5R 0402)
2	21	RH13,RH14,RH16,RH7,RH8,RH9,RH10,RH11,RH12,RH13,RH14,RH16,RH17,RH19,RH20,RH22,RH24,RH25,RH28,RH30,RH31	SD028000080 (S RES 1/16W 0 +5% 0402)
3	2	RH26,RH27	SD028100180 (S RES 1/16W 1K +5% 0402)
4	1	JXDP2	SP02000L900 (S W-CONN SAMTECH BSH-030-01-L-D-TR 60P)




INTVTRMEN - INTEGRATED SUS 1.05V VRM ENABLE
 High - Enable Internal VRs
 Low - Enable External VRs



NO REBOOT STRAP
 DISABLED WHEN LOW (DEFAULT)
 ENABLED WHEN HIGH




FLASH DESCRIPTOR SECURITY OVERRIDE
 LOW = DESABLED (DEFAULT)
 HIGH = ENABLED



CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers

Service Mode Switch:
 Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.






ME_FWP PCH has internal 20K PD.
 (suspend power rail)
 FLASH DESCRIPTOR SECURITY OVERRIDE
 LOW = ENABLE (DEFAULT) --> Pin1 & Pin3 short
 HIGH = DISABLE (ME can update) --> Pin2 & Pin3 short


ME_FWP PCH has internal 20K PD.
 (suspend power rail)




HDA for Codec



Change PN from SA00005NE2L to SA00006P30L



SATA Impedance Compensation




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File	Document Number	Rev
PCH (1/9)	LA-B541P	0.1
Date: Monday, January 13, 2014	Sheet 18	of 67

PROPRIETARY NOTE:
 THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
 TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
 BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION
 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
 PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



PCH (2/9)

LA-B541B




Date: Monday, January 13, 2014 Sheet 19 of 67



200 MIL SO8
64Mb Flash ROM



200 MIL SO8
32Mb Flash ROM



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



PCH (4/9)			Rev
Size	Document Number	LA-B541P	0.1
Date:	Monday, January 13, 2014	Sheet	21 of 67


PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Title			
PCH (7/9)			
Size	Document Number	Rev	
	LA-B541P	0.1	
Date:	Monday, January 13, 2014	Sheet	24 of 67

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PCH Power Rail Table		
Voltage Rail	Voltage	50 Icmx Current (A)
VCC	1.05V	1.29 A
VCCIO	1.05V	3.629 A
VCCADACL_5	1.5V	0.070 A
VCCADACL_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
VCCSUS3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title **PCH (8/9)**

Size	Document Number	Rev
	LA-B541P	0.1

Date: Monday, January 13, 2014 Sheet 25 of 67



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Computer Electronics, Inc.			
Title			
PCH (9/9)			
Size	Document Number		Rev
	LA-B541P		0.1
Date:	Monday, January 13, 2014		
	Sheet	26	of 67

Difference with Diesel

CPU FAN



MXM FAN



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		FAN control	
Size	Document Number	LA-B541P	Rev 0.1
Date:	Monday, January 13, 2014	Sheet 27	of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Remove current sensor Monitor (SW solution)

Remove current sensor Monitor (HW solution)


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
Current Sensor			
Size	Document Number		Rev
	LA-B541P		0.1
Date:	Monday, January 13, 2014		Sheet 28 of 67


CPU

MXM




CIS LINK OK

PS8331BQFN60GTR-A0_QFN60_5x9



eDP Conn



for DP Lane bus layout routing smoothly.

INy_PEQ = Programmable input equalization levels
L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
H: HEQ, compensate channel loss up to 14.5dB @ HBR2
M: LLEQ, compensate channel loss up to 8.5dB @ HBR2

INy_AEQ# = Automatic EQ disable
L: Automatic EQ enable (default)
H: Automatic EQ disable

PI0 = Auto test enable
L: Auto test disable & input offset cancellation enable (default)
H: Auto test enable & input offset cancellation enable
M: Auto test disable & input offset cancellation disable

PC0 = AUX interception disable
L: AUX interception enable, driver configuration is set by link training (default)
H: AUX interception disable, driver output with fixed 800mV and 0dB
M: AUX interception disable, driver output with fixed 400mV and 0dB

PC1 = Output swing adjustment
L: default
H: +20%
M: -16.7%

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
eDP MUX (PS8331)		
Size	Document Number	Rev
	LA-B541P	0.1
Date	Monday, January 13, 2014	Sheet 29 of 67

The diagram illustrates the electrical connections for the ACES 50309-00401-001 connector. It shows a multi-pin connector on the left with various signal lines and ground connections. Key components and connections include:





- JEDP1:** A connector at the top left with pins 45 through 1.
- BL_FWR_SRP:** Connected to pin 45.
- LCD_VDD:** Connected to pin 44.
- CAMERA_VDD:** Connected to pin 43.
- DMIC0_CLK:** Connected to pin 42.
- DMIC0:** Connected to pin 41.
- USBPD_D+:** Connected to pin 40.
- USBPD_D-:** Connected to pin 39.
- R208:** A resistor connected to pin 38.
- DISP_ON:** Connected to pin 37.
- LCD_CLK_BELT:** Connected to pin 36.
- LCD_TST:** Connected to pin 35.
- LCD_EDP_HP0:** Connected to pin 34.
- LCD_EDP_AUX_C:** Connected to pin 33.
- LCD_EDP_AUX_B:** Connected to pin 32.
- LCD_EDP_LANE_N3:** Connected to pin 31.
- LCD_EDP_LANE_P3:** Connected to pin 30.
- LCD_EDP_LANE_N2:** Connected to pin 29.
- LCD_EDP_LANE_P2:** Connected to pin 28.
- LCD_EDP_LANE_N1:** Connected to pin 27.
- LCD_EDP_LANE_P1:** Connected to pin 26.
- LCD_EDP_LANE_N0:** Connected to pin 25.
- LCD_EDP_LANE_P0:** Connected to pin 24.
- DMIC0_CLK:** Connected to pin 23.
- DMIC0:** Connected to pin 22.
- DMIC0_CLK:** Connected to pin 21.
- DMIC0:** Connected to pin 20.
- DMIC0_CLK:** Connected to pin 19.
- DMIC0:** Connected to pin 18.
- DMIC0_CLK:** Connected to pin 17.
- DMIC0:** Connected to pin 16.
- DMIC0_CLK:** Connected to pin 15.
- DMIC0:** Connected to pin 14.
- DMIC0_CLK:** Connected to pin 13.
- DMIC0:** Connected to pin 12.
- DMIC0_CLK:** Connected to pin 11.
- DMIC0:** Connected to pin 10.
- DMIC0_CLK:** Connected to pin 9.
- DMIC0:** Connected to pin 8.
- DMIC0_CLK:** Connected to pin 7.
- DMIC0:** Connected to pin 6.
- DMIC0_CLK:** Connected to pin 5.
- DMIC0:** Connected to pin 4.
- DMIC0_CLK:** Connected to pin 3.
- DMIC0:** Connected to pin 2.
- DMIC0_CLK:** Connected to pin 1.

Timing constraints are specified for several signals:



- DMIC0_CLK <48>**
- CAM_MIC_CBL_DET# <19>**
- LCD_CLK_BELT# <19>**
- LCD_TST <50>**
- LCD_EDP_HP0 <28>**
- LCD_EDP_AUX_C <28>**
- LCD_EDP_AUX_B <28>**
- LCD_EDP_LANE_N3 <28>**
- LCD_EDP_LANE_P3 <28>**
- LCD_EDP_LANE_N2 <28>**
- LCD_EDP_LANE_P2 <28>**
- LCD_EDP_LANE_N1 <28>**
- LCD_EDP_LANE_P1 <28>**
- LCD_EDP_LANE_N0 <28>**
- LCD_EDP_LANE_P0 <28>**

A note indicates a **D22 change to H: 1.1mm due to height limitation.**

The diagram also shows a **Close to JEDP1** note and a **Daisy Chain with Docking SMBus** note.

[illegible]

3.3V 1V
DMG2301U-7 SOT23-3
0.1uF 25VWV
C501
1
2
GND
+CAMERA_VDD
100 Ohm 25VWV
R1
1
2
GND
0.1uF 25VWV
C502
1
2
GND
CCD_OFF <50Ω
C300 change to 0603
due to height limitation.

[illegible]

Date: Monday, January 13, 2014 Sheet 30 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



**Doc: Dell Graphics Behavior Specification Addendum for Nvidia Optimus
Implementatio for Delray.092**



Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O


For Control Switching Mode (CFG0 = L):

- SW = L: Port1 is selected (default)
- SW = H: Port2 is selected

For Automatic Switching Mode (CFG0 = H): (By OUT1_HPD and OUT2_HPD)

- SW = L: Port1 has higher priority when both ports are plugged (default)
- SW = H: Port2 has higher priority when both ports are plugged


	H	L
CFG0	V	
SW	V	



DP SW (PS8338) & DP Conn

Rev	0.1
-----	-----

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED, COPIED, TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NO PART OF THIS DOCUMENT MAY BE REPRODUCED, COPIED, TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN CONSENT OF DELL.






Lane N/P Swap configuration







DPSRC_3_P
DPSRC_3_N

I/F	NVM	Pin Name	Lane #	Offset(EE)	All	No-Swap	Swap
CIO-Port0	4C/2C	PA_CIO0_TX_N/P_DPSRC_0_N/P	0 Tx	0x14f	0x20	0x22	
CIO-Port1	4C/2C	PA_CIO0_RX_N/P	0 Rx	0x157	0x1	0x5	
CIO-Port1	4C/2C	PA_CIO1_TX_N/P_DPSRC_2_N/P	1 Tx	0x153	0x20	0x22	
CIO-Port1	4C/2C	PA_CIO1_RX_N/P	1 Rx	0x15b	0x1	0x5	
Snk0(DP-in)	4C/2C	DPSNKO_0_N/P	0	0x1f1	0x3	0x47	
Snk0(DP-in)	4C/2C	DPSNKO_1_N/P	1	0x1f5	0x3	0x47	
Snk0(DP-in)	4C/2C	DPSNKO_2_N/P	2	0x1f9	0x3	0x47	
Snk0(DP-in)	4C/2C	DPSNKO_3_N/P	3	0x1fd	0x3	0x47	
PA (DP-out)	4C/2C	PA_CIO0_TX_N/P_DPSRC_0_N/P	0	0x11a5	Bit 7 = 0	Bit 7 = 1	
PA (DP-out)	4C/2C	PA_DPSRC_1_N/P	1	0x11a5	Bit 5 = 0	Bit 5 = 1	
PA (DP-out)	4C/2C	PA_CIO1_TX_N/P_DPSRC_2_N/P	2	0x11a5	Bit 3 = 0	Bit 3 = 1	
PA (DP-out)	4C/2C	PA_DPSRC_3_N/P	3	0x11a5	Bit 1 = 0	Bit 1 = 1	

Note: Bit 0 = 0, Bit 2 = 0, Bit 4 = 0, Bit 6 = 0.



Lane N/P Swap



Remove BATT low CKT

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		BWD-TBT-LP(1/3) DP,PCIE	
Size	Document Number	LA-B541P	
Date	Monday, January 13, 2014	Sheet	32 of 67

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

EN	HV_EN	OUT
0	0	OPEN
0	1	OPEN
1	0	V3P3
1	1	VHV

Current design (12V) = 1.06A
Current design (3V) = 1.18A






Table 3-1. Cable Type Indications

HPD	CONFIG1	CONFIG2	LSRX	Cable Type	Comments
0	X	0	X	None	Cable is disconnected
1	0	0	X	DisplayPort	
1	1	X	X	DVI/HDMI	Host/Source software determines DVI or HDMI
0	0	1	0	Thunderbolt	Thunderbolt Technology cable attached but no Thunderbolt Host/Device attached
0	0	1	1	Thunderbolt	Thunderbolt Technology operation

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




~~DELL CONFIDENTIAL/PROPRIETARY~~

Compal Electronics, Inc.



BWD-TBT-LP(2/3) HOST,mDP

LA-B541P

Date: Monday, January 13, 2014 Sheet 33 of 67



TBT Power circuit



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		BWD-TBT-LP(3/3) VCC/VSS	
Size	Document Number	LA-B541P	
Date	Monday, January 13, 2014	Sheet	34 of 67

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Rev 0.1

Channel B (PCH)



Port 2 (Dock_CRT)

	CRT_SWITCH	DGPU_SELECT#	EDID_SELECT#	Output
DSC mode output to MB VGA	0	0	0	SDAA to SDA1 SCLA to SCL1 REDA to RED1 GRNA to GRN1 BLUA to BLU1 SHA to SH1 SVA to SV1
DSC mode output to docking VGA	1	0	0	SDAA to SDA2 SCLA to SCL2 REDA to RED2 GRNA to GRN2 BLUA to BLU2 SHA to SH2 SVA to SV2
UMA mode output to MB VGA	0	1	1	SDAB to SDA1 SCLB to SCL1 REDB to RED1 GRNB to GRN1 BLUB to BLU1 SHB to SH1 SVB to SV1
UMA mode output to docking VGA	1	1	1	SDAB to SDA2 SCLB to SCL2 REDB to RED2 GRNB to GRN2 BLUB to BLU2 SHB to SH2 SVB to SV2



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




VGA CONN

Size	Document Number	LA-B541P
------	-----------------	----------

Rev	0.1
-----	-----


Date: Monday, January 13, 2014 Sheet 35 of 67



Docking DP2

MB_HDMI

Difference with Diesel



MODE = L: Control Switching Mode, HDMI ID disable
= H: Automatic Switching Mode, HDMI ID disable
= M: Automatic Switching Mode, HDMI ID enable

TMSD_PRE = L: no pre-emphasis
= H: 1.5dB pre-emphasis
= M: 3.0dB pre-emphasis

TMSD_RT = L: Standard open drain driver
= H: Open drain driver with termination resistors


TMSD_DDCBUF = L: DDC pass through
= H: DDC active buffer
= M: DDC pass through with 40 kohm pull up resistor

PEQ = L: default, LEQ, compensate channel loss up to 12dB @ HBR2
= H: HEQ, compensate channel loss up to 15dB @ HBR2
= M: LLEQ, compensate channel loss up to 5dB @ HBR2


DP_CFG1 = L: default, auto test disable & input offset cancellation enable
= H: auto test enable & input offset cancellation enable
= M: auto test disable & input offset cancellation disable

DP_CFG0 = L: default, automatic EQ enable & AUX interception enable
= H: automatic EQ disable & AUX interception enable
= M: automatic EQ disable & AUX interception disable, no pre-emphasis, 800mVpp swing


For Control Switching:
SW = L: DP output is selected
SW = H: TMSD output is selected



EMI request non-pop R451~R456, R458, R459 and pop L19, L23~25 and HDMI EA have verify it.




EMI request reserve C(3.3pF) for HDMI signals.



Part Number	Description
NO000000020M	HDMI W/Logs: NO000000020M

Remove 10K ohm




DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

File	Document Number	Rev
HDMI CONN	LA-B541P	0.1
Date: Monday, January 13, 2014	Sheet 38 of 47	





The diagram illustrates the pin configuration and electrical connections for the WGI218LM-Q089-B0_QFN48_6X6-D package. The pins are organized into functional blocks:

- PCIE:** Includes pins for LANCLK_REQ# (18, 20), PLTRST_LAN# (21), CLK_PCIE LAN (22), PCIE_PRX_GLANTX_P3_C (23), PCIE_PTX_GLANRX_P3_C (24), LAN_WAKE# (25), LAN_DISABLE# (26), LOM_ACTLED_YELLOW (27), LOM_SPD10GLED_ORANGE (28), LOM_SPD10GLED_GREEN (29), TP LAN JTAG TDI (30), TP LAN JTAG TDO (31), TP LAN JTAG TMS (32), TP LAN JTAG TCK (33), XTALIO (34), XTALI (35), LAN_TEST_EN (36), RES_BIAS (37), and SMBUS Device Address 0xC8 (38).
- MDI:** Includes pins for MDI_PLUS0 (13), MDI_MINUS0 (14), MDI_PLUS1 (17), MDI_MINUS1 (18), MDI_PLUS2 (20), MDI_MINUS2 (21), MDI_PLUS3 (23), MDI_MINUS3 (24), SVR_EN_N (6), RSVDD_VCCP3_1 (5), VDDP3P3_4 (4), VDDP3P3_15 (15), VDDP3P3_19 (19), VDDP3P3_29 (29), VDD0P9_47 (47), VDD0P9_46 (46), VDD0P9_37 (37), VDD0P9_43 (43), VDD0P9_11 (11), VDD0P9_40 (40), VDD0P9_22 (22), VDD0P9_16 (16), VDD0P9_8 (8), CTRL0P9 (9), and VSS_EPAD (49).
- SMBUS:** Includes pins for SMB_CLK (39), SMB_DATA (40), LAN_WAKE# (25), LAN_DISABLE# (26), LOM_ACTLED_YELLOW (27), LOM_SPD10GLED_ORANGE (28), LOM_SPD10GLED_GREEN (29), TP LAN JTAG TDI (30), TP LAN JTAG TDO (31), TP LAN JTAG TMS (32), TP LAN JTAG TCK (33), XTALIO (34), XTALI (35), LAN_TEST_EN (36), RES_BIAS (37), and SMBUS Device Address 0xC8 (38).
- LED:** Includes pins for LOM_ACTLED_YELLOW (27), LOM_SPD10GLED_ORANGE (28), and LOM_SPD10GLED_GREEN (29).
- JTAG:** Includes pins for TP LAN JTAG TDI (30), TP LAN JTAG TDO (31), TP LAN JTAG TMS (32), and TP LAN JTAG TCK (33).
- REGCTL:** Includes pins for REGCTL_PNP10 (10) and VSS_EPAD (49).


Key components and values shown in the diagram include:

- Resistors: R556 (1k 0.402 5%), R553 (1k 4.7K 0.402 5%), R554 (1k 4.7K 0.402 5%), R209 (1k 0.603 1%), R550 (1k 0.402 5%).
- Capacitors: C458 (0.1u 0.402 10V7K), C459 (0.1u 0.402 10V7K), C460 (0.1u 0.402 10V7K), C461 (0.1u 0.402 10V7K).





	Compal Electronics, Inc.	
	Title	LAN/LAN SW
Size	Document Number	LA-B541P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



For IEEE EA request



DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

RJ45


Title		Rev	
Document Number		0.1	
LA-B541P			
Date:	Monday, January 13, 2014	Sheet	40 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Difference with Diesel



Difference with Diesel




Check ME about wire to board PN






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title: TPM/USH			
Size	Document Number	Rev 0.1	
Date: Monday, January 13, 2014		Sheet 41 of 67	



NGFF slot_1 Key A



NGFF slot_2 Key B



SIM Card Push-Push



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type
0	0	0	0	0	SSD-SATA
8	1	0	0	0	WWAN
14	1	0	1	1	HCA-PCIE
15	1	1	1	1	NA

C615 footprint change to C_APXK2R5ARA331MF451

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

M-2 Card-1/2


Size	Document Number
------	-----------------

R541P

SSD/HCA/Cache NGFF slot_3 Key B



STATE #	CONFIG_0	Module Type
0	0	SSD-SATA
14	1	HCA-PCIE



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


M.2 Card-2/2

Document Number LA-B541P
Date: Monday, January 13, 2014 Sheet 43 of 67


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Power Control for M.2 slot 1. & +3.3V_RUN Source



Power Control for M.2 slot 2.



Power Control for M.2 slot 3. & +5V_MXM Source



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.






M.2 Card PWR


File
Size Document Number LA-B541P

Rev
0.1



Date: Monday, January 13, 2014 Sheet 44 of 67

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






Combine +5VMOD with +5V_RUN




<18> SATA_ODD_PTX_DRX_P1_C C433 2 1 0.01U 0402 16V7K SATA_ODD_PTX_DRX_P1
<18> SATA_ODD_PTX_DRX_N1_C C434 2 1 0.01U 0402 16V7K SATA_ODD_PTX_DRX_N1
<18> SATA_ODD_PRX_DTX_N1_C C432 2 1 0.01U 0402 16V7K SATA_ODD_PRX_DTX_N1
<18> SATA_ODD_PRX_DTX_P1_C C430 2 1 0.01U 0402 16V7K SATA_ODD_PRX_DTX_P1

<50> DEVICE_DET# << +5V_MOD# MOD_MD



ODD CONN



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

ODD CONN


LA-B541P

Title	LA-B541P
Size	Document Number
Date	Monday, January 13, 2014
Sheet	46 of 67
Rev	0.1


Remove TPS2560



Remove SLG55594




A_EQ0	A_EQ1	B_EQ0	B_EQ1	Recommended EQ
0	0	0	0	loss up to 9.5dB
0	1	0	1	loss up to 4.5dB
1	0	1	0	loss up to 13dB
1	1	1	1	loss up to 7.5dB



	Compal Electronics, Inc.		
	File USB3.0		
	Size	Document Number LA-B541P	Rev 0.1
	Date: Monday, January 13, 2014	Sheet 47 of 67	



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Difference with Diesel



Difference with Diesel




WireLess ON/OFF CONN







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
File	
IO / PWR Button	
Size	Document Number
	LA-B541P
Date	Monday, January 13, 2014
Sheet	49 of 67




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



	VGA_ID0
Discrete	0
UMA	1




Remove SYS_PWROK,
SPI_WP#_SEL
WLAN_RADIO_DIS#
PROCHOT_GATE
MSATA_PCIE_PIN51
IMVP_PWRGD
SP_TPM_LPC_EN
MCARD_MISC_PWREN
TEMP_ALERT#
MASK_SATA_LED#
LPC_LDRQ0#
SLICE_BST_CHG_EN
DIS_BAT_PROCHOT#
DDR_1.35V_CNTRL0
DDR_1.35V_CNTRL1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






[illegible][illegible]

-51> BAT2_LED# >> BAT2_LED# 1 R130 2 BAT1 WHITE LED 47%_0402_1%

-51> BAT1_LED# >> BAT1_LED# 1 R131 2 BAT1 YELLOW LED 150_0402_1%

The schematic diagram shows the LED driver circuit for the WLAN LED. It includes a +3.3V ALW supply, a 100k resistor R837, a 3V Zener diode Q78 (DMN56DLW-7), and a PDA114EU_SC70-3 LED Q79. The LED is connected to a +5V ALW supply through a 1.7k resistor R838. The circuit is controlled by a signal labeled <25.50> WIRELESS_LED# and a signal labeled SYS_LED_MASK#.



<i>LED Circuit Control Table</i>		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED, COPIED, TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, ANY REPRODUCTION OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Compal Electronics, Inc.

Title			
LED / Screw hole			
Size	Document Number		Rev
	LA-B541P		0.1
Date:	Monday, January 13, 2014	Sheet	52 of 67





Combine +3.3V_SSD and +5V_MXM into M.2 card power control page




Combine +3.3V_WLAN and +3.3V_RUN into M.2 card power control page.

Combine +3.3V_LAN and +3.3V_ALW_PCH into LAN page

Combine +3.3V_WLAN and +3.3V_RUN into M.2 card power control page.


Combine +3.3V_LAN and +3.3V_ALW_PCH into LAN page




	Compal Electronics, Inc.		
	Title Power Control		
	Size	Document Number LA-B541P	Rev 0.1
	Date: Monday, January 13, 2014		
	Sheet 54 of 67		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


EMI Part (47.1)






ESD (47.2)




EMI Part (47.1)




EMI Part (47.1)





EMI Part (47.1)



DC_IN+ Source




EMI Part (47.1)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
+DCIN	
Size	Document Number
LA-B541P	
Date:	Monday, January 13, 2014
Sheet	55 of 67



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS.




Compal Electronics, Inc.			
Title	+5V_ALW/3.3V_ALW		
Size	Document Number	Rev	
	LA-B541P	0.1	
Date:	Monday, January 13, 2014	Sheet	56 of 67



DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		1.35VP/0.675VSP	
Title	Document Number	LA-B541P	
Date: Monday, January 13, 2014	Sheet 57 of 67	Rev 0.1	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.

12VS_TB

Size	Document Number	Rev
	LA-B541P	0.1

Date: Monday, January 13, 2014 Sheet 60 of 67



VCC_core (Base on PDDG rev 2.0)
TDC 33A
Peak Current 95A
DC Load line -1.5mV/A
Icc_Dyn_VID1 60A
OCP current 114A
DCR 0.98m ohm

EMI Part (47.1)

EMI Part (47.1)

Local sense put on HW site

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

+VCC_CORE

File	LA-B541P	Rev	0.1
Size	Document Number		
Date	Monday, January 13, 2014	Sheet	61 of 67

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Iada=0~12.3A(240W)



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
Charger		LA-B541P	
Date: Monday, January 13, 2014	Sheet: 62 of 67	Rev: 0.1	

+VCC_CORE**+VCC_CORE****+VCC_CORE****+VCC_CORE**

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

PROCESSOR DECOUPLING

Size

Document Number

LA-B541P

Rev



0.1

Date: Monday, January 13, 2014

Sheet 64 of 67

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Timing Diagram for S5 to S0 mode



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Power Sequence

LA-B541P

Date: Monday, January 13, 2014 Sheet 85 of 87

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
------	-------	-------	------	------------------	-------------------	----------------------	------

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
EE P.I.R (1/4)		
Size	Document Number	Rev
	LA-B541P	0.1
Date: Monday, January 13, 2014		
Sheet 66 of 67		

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
------	-------	-------	------	------------------	-------------------	----------------------	------

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		
PWR P.I.R (1/1)		
Size	Document Number	Rev
	LA-B541P	0.1
Date: Monday, January 13, 2014		
Sheet 67 of 67		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.