


SAMSUNG

GSM TELEPHONE SGH-X450


SERVICE *Manual*

GSM TELEPHONE



CONTENTS

1. Specification
2. Circuit Description
3. Exploded Views and Parts List
4. Electrical Parts List
5. Block Diagrams
6. PCB Diagrams
7. Flow Chart of Troubleshooting



This Service Manual is a property of Samsung Electronics Co.,Ltd.
Any unauthorized use of Manual can be punished under applicable
international and/or domestic law.

© Samsung Electronics Co.,Ltd. April. 2004
Printed in Korea.

Code No.: GH68-04745A
BASIC.

1. SGH-x450 Specification

1. GSM General Specification

	GSM900 Phase 1	EGSM 900 Phase 2	DCS1800 Phase 1	PCS1900
Freq. Band[MHz] Uplink/Downlink	890~915 935~960	880~915 925~960	1710~1785 1805~1880	1850~1910 1930~1990
ARFCN range	1~124	0~124 & 975~1023	512~885	512~810
Tx/Rx spacing	45MHz	45MHz	95MHz	80MHz
Mod. Bit rate/ Bit Period	270.833kbps 3.692us	270.833kbps 3.692us	270.833kbps 3.692us	270.833kbps 3.692us
Time Slot Period/Frame Period	576.9us 4.615ms	576.9us 4.615ms	576.9us 4.615ms	576.9us 4.615ms
Modulation	0.3GMSK	0.3GMSK	0.3GMSK	0.3GMSK
MS Power	33dBm~13dBm	33dBm~5dBm	30dBm~0dBm	30dBm~0dBm
Power Class	5pcl ~ 15pcl	5pcl ~ 19pcl	0pcl ~ 15pcl	0pcl ~ 15pcl
Sensitivity	-102dBm	-102dBm	-100dBm	-100dBm
TDMA Mux	8	8	8	8
Cell Radius	35Km	35Km	2Km	-

2. GSM TX power class

TX Power control level	GSM900	TX Power control level	DCS1800	TX Power control level	PCS1900
5	33±2 dBm	0	30±2 dBm	0	30±2 dBm
6	31±2 dBm	1	28±3 dBm	1	28±3 dBm
7	29±2 dBm	2	26±3 dBm	2	26±3 dBm
8	27±2 dBm	3	24±3 dBm	3	24±3 dBm
9	25±2 dBm	4	22±3 dBm	4	22±3 dBm
10	23±2 dBm	5	20±3 dBm	5	20±3 dBm
11	21±2 dBm	6	18±3 dBm	6	18±3 dBm
12	19±2 dBm	7	16±3 dBm	7	16±3 dBm
13	17±2 dBm	8	14±3 dBm	8	14±3 dBm
14	15±2 dBm	9	12±4 dBm	9	12±4 dBm
15	13±2 dBm	10	10±4 dBm	10	10±4 dBm
16	11±3 dBm	11	8±4dBm	11	8±4dBm
17	9±3dBm	12	6±4 dBm	12	6±4 dBm
18	7±3 dBm	13	4±4 dBm	13	4±4 dBm
19	5±3 dBm	14	2±5 dBm	14	2±5 dBm
		15	0±5 dBm	15	0±5 dBm

2. SGH-X450 Circuit Description

1. SGH-X450 RF Circuit Description

1) RX PART

1. **ASM(U201)** → Switching Tx, Rx path for E`GSM900, DCS1800 and PCS1900 by logic controlling.

2. ASM Control Logic (U501, U502, U503) → Truth Table

	VC1	VC2	VC3
GSM Tx Mode	H	L	L
DCS / PCS Tx Mode	L	H	L
PCS Rx Mode	L	L	H
GSM / DCS Rx Mode	L	L	L

3. FILTER

To convert Electromagnetic Field Wave to Acoustic Wave and then pass the specific frequency band.

- GSM FILTER (C220,C221,L204) → For filtering the frequency band between 925 ~ 960 MHz
- DCS FILTER (C218,C219,L203) → For filtering the frequency band 1805 and 1880 MHz.
- PCS SAW FILTER (F200) → For filtering the frequency band between 1930 and 1990 MHz

4. TC-VCXO (OSC100)

To generate the 13MHz reference clock to drive the logic and RF.

After additional process, the reference clock applies to the U100 Rx IQ demodulator and Tx IQ modulator.

The oscillator for RX IQ demodulator and Tx modulator are controlled by serial data to select channel and use fast lock mode for GPRS high class operation.

5. SI 4205 (U100)

This chip integrates three differential-input LNAs.

The GSM input supports the E-GSM, DCS input supports the DCS1800, PCS input supports the PCS1900. The LNA inputs are matched to the 200 ohm differential output SAW filters through eternal LC matching network.

Image-reject mixer downconverts the RF signal to a 100 KHz intermediate frequency(IF) with the RFLO from frequency synthesizer. The RFLO frequency is between 1737.8 ~ 1989.9 MHz.

The Mixer output is amplified with an analog programmable gain amplifier(PGA), which is controlled by AGAIN.

The quadrature IF signal is digitized with high resolution A/D converts (ADC).

Also, this chip down-converts the ADC output to baseband with a digital 100 KHz quadrature LO signal. Digital decimation and IIR filters perform channel selection to remove blocking and reference interface signals.

After channel selection, the digital output is scaled with a digital PGA, which is controlled with the DGAIN. DACs drive a differential analog signal onto the RXIP, RXIN, RXQP, RXQN pins to interface to standard analog-input baseband IC.

2) TX PART

Baseband IQ signal fed into offset PLL, this function is included inside of U100 chip.

SI4205 chip generates modulator signal which power level is about 1.5dBm and fed into Power Amplifier(U200).

The PA output power and power ramping are well controlled by Auto Power Control circuit. We use offset PLL below

Modulation Spectrum	200kHz offset 30 kHz bandwidth	GSM	-35dBc
		DCS	-35dBc
		PCS	-35dBc
	400kHz offset 30 kHz bandwidth	GSM	-66dBc
		DCS	-65dBc
		PCS	-66dBc
	600kHz ~ 1.8MHz offset 30 kHz bandwidth	GSM	-75dBc
		DCS	-68dBc
		PCS	-75dBc

2. Baseband Circuit description of SGH-X450

1) PSC2106

1. Power Management

Seven low-dropout regulators designed specifically for GSM applications power the terminal and help ensure optimal system performance and long battery life. A programmable LDO provides support for 1.8V, 3.0V SIMs, while a self-resetting, electronically fused switch supplies power to external accessories. Ancillary support functions, such as two LED drivers and two call-alert drivers, aid in reducing both board area and system complexity. A four-wire serial interface unit(SIU) provides access to control and configuration registers. This interface gives a microprocessor full control of the PSC2106 and enables system designers to maximize both standby and talk times. Error reporting is provided via an interrupt signal and status register. Supervisory functions, including a reset generator, an input voltage monitor, and a thermal monitor, support reliable system design. These functions work together to ensure proper system behavior during start-up or in the event of a fault condition (low microprocessor voltage, insufficient battery energy, or excessive die temperature).

2. Battery Charge Management

A battery charge management block, incorporating an internal PMOS switch, and an 8-bit ADC, provides fast, efficient charging of single-cell Li-Ion battery. Used in conjunction with a current-limited voltage source, this block safely conditions near-dead cells and provides the option of having fast-charge and top-off controlled internally or by the system's microprocessor.

3. Backlight LED Driver

The backlight LED driver is a low-side, programmable current source designed to control the brightness of the keyboard and LCD illumination. LED1_DRV is controlled via LED1_[0:2] and can be programmed to sink from 15mA to 60mA in 7.5mA steps. LED2_DRV is controlled via LED2_[0:2] and can be programmed to sink from 5mA to 40mA in 5mA steps. Both LED drivers are capable of sinking their maximum output current at a worst-case maximum output voltage of 0.6V. For efficient use, the LEDs are connected between the battery and the LED_DRV output.

4. Vibrator Motor Driver

The vibrator motor driver is a low-side, programmable voltage source designed to drive a small dc motor that silently alerts the user of an incoming call. The driver is controlled by VIB[0:1] and can be programmed to maintain a motor voltage of 1.3V, 2.0V, or 2.5V(relative to VBAT) while sinking up to 100mA. For efficient use, the vibrator motor should be connected between the main battery and the VIB_DRV output.

2) Connector

1. LCD Connector

LCD is consisted of main LCD(color 65K UFB LCD). Chip select signals of EMI part in the trident, CLCD_EN, can enable main LCD. LED_EN signal enables white LED of main LCD and EL_EN signal enables dimming mode of main LCD.

These two signals are from IO part of the DSP in the trident. RST signal from 2106 initiates the initial process of the LCD.

16-bit data lines(D(0)~D(15)) transfers data and commands to LCD through emi_filter. Data and commands use A(2) signal. If this signal is high, Inputs to LCD are commands. If it is low, Inputs to LCD are data. The signal which informs the input or output state to LCD, is required. But this system is not necessary this signal. So CP_WEN signal is used to write data or commands to LCD.

Power signals for LCD are +VBATT and VCCD.

SPK1P and SPK1N from CSP1093 are used for audio speaker. And YMU_VIB_EN from MA-3 enables the motor.

2. JTAG Connector

Trident has two JTAG ports which are for ARM core and DSP core(DSP16000). So this system has two port connector for these ports. Pins' initials for ARM core are 'CP_' and pins' initials for DSP core are 'DSP_'.

CP_TDI and DSP_TDI signal are used for input of data. CP_TDO and DSP_TDO signals are used for the output of the data. CP_TCK and DSP_TCK signals are used for clock because JTAG communication is a synchronous. CP_TMS and DSP_TMS signals are test mode signals. The difference between these is the RESET_INT signal which is for ARM core RESET.

3. Keypad connector

This is consisted of key interface pins in the trident, KEY_ROW[0~4] and KEY_COL[0~4]. These signals compose the matrix. Result of matrix informs the key status to key interface in the trident. Some pins are connected to varistor for ESD protection. And power on/off key is separated from the matrix.

So power on/off signal is connected with PSC2106 to enable PSC2106. SVC_GREEN, SVC_RED and SVC_BLUE are from OCTL of CSP1093.

These signals decide the color of LED, service indicator.

Nine key LED use the +VBATT supply voltage. These are connected to BACKLIGHT signal in the PSC2106.

This signal enables LEDs with current control. FLIP_SNS informs the status of folder (open or closed) to the trident. This uses the hall effect IC, A3210ELH.

A magnet under main LCD enables A3210ELH which is on the main PCB.

4. EMI Filtering

This system uses the EMI Filter to reduce noise from LCD part. Some control signals are connected to LCD without EMI filtering.

3) IF connetor

It is 23-pin connector, and uses 18-pin at present. They are designed to use SDS, DEBUG, DLC-DETECT, JIG_ON, VEXT, VTEST, VF, +VBATT and GND. They connected to power supply IC, microprocessor and signal processor IC.

4) Audio

AOUTAP, AOUTAN from CSP1093 is connected to the speaker via analog switch. AOUTBP and AOUTBN are connected to the ear-mic speaker via ear-jack. MICIN and MICOUT are connected to the main MIC. And AUXIN and AUXOUT are connected to the Ear-mic.

YMU762MA3 is a LSI for portable telephone that is capable of playing high quality music by utilizing FM synthesizer and ADPCM decoder that are included in this device.

As a synthesis, YMU762MA3 is equipped 16 voices with different tones. Since the device is capable of simultaneously generating up to synchronous with the play of the FM synthesizer, various sampled voices can be used as sound effects. Since the play data of YMU762MA3 are interpreted at anytime through FIFO, the length of the data (playing period) is not limited, so the device can flexibly support application such as incoming call melody music distribution service.

The hardware sequencer built in this device allows playing of the complex music without giving excessive load to the CPU of the portable telephones. Moreover, the registers of the FM synthesizer can be operated directly for real time sound generation, allowing, for example, utilization of various sound effects when using the game software installed in the portable telephone.

YMU762 includes a speaker amplifier with high ripple removal rate whose maximum output is 550mW (SPVDD=3.6V). The device is also equipped with conventional function including a vibrator and a circuit for controlling LEDs synchronously with music.

For the headphone, it is provided with a stereophonic output terminal.

For the purpose of enabling YMU762MA3 to demonstrate its full capabilities, Yamaha purpose to use "SMAF:Synthetic music Mobile Application Format" as a data distribution format that is compatible with multimedia. Since the SMAF takes a structure that sets importance on the synchronization between sound and images, various contents can be written into it including incoming call melody with words that can be used for training karaoke, and commercial channel that combines texts, images and sounds, and others. The hardware sequencer of YMU762MA3 directly interprets and plays blocks relevant to synthesis (playing music and reproducing ADPCM with FM synthesizer) that are included in data distributed in SMAF.

5) Memory

This system uses SHARP's memory, LRS1828.

It is consisted of 128M bits flash memory and 32M bits SCRAM. It has 16 bit data line, D[0~15] which is connected to trident, LCD or CSP1093. It has 22 bit address lines, A[1~22]. They are connected too. CP_CSROMEN and CO_CSROM2EN signals, chip select signals in the trident enable two memories. They use 3 volt supply voltage, VCCD. During writing process, CP_WEN is low and it enables writing process to flash memory and SCRAM. During reading process, CP_OEN is low and it output information which is located at the address from the trident in the flash memory or SCRAM to data lines. Each chip select signals in the trident select memory among 2 flash memory and SCRAM. Reading or writing procedure is processed after CP_WEN or CP_OEN is enabled. Memories use FLASH_RESET, which is buffered signal of RESET from PSC2106, for ESD protection. A[0] signal enables lower byte of SCRAM and UPPER_BYTE signal enables higher byte of SCRAM.

6) Trident

Trident is consisted of ARM core and DSP core. It has 20K*16bits RAM 144K*16bits ROM in the DSP. It has 4K*32bits ROM and 2K*32bits RAM in the ARM core. DSP is consisted of timer, one bit input/output unit(BIO), JTAG, EMI and HDS(Hardware Development System). ARM core is consisted of EMI, PIC(Programmable Interrupt Controller), reset/power/clock unit, DMA controller, TIC(Test Interface Controller), peripheral bridge, PPI, SSI(Synchronous Serial Interface), ACCs(Asynchronous communications controllers), timer, ADC, RTC(Real-Time Clock) and keyboard interface. DSP_AB[0~8], address lines of DSP core and DSP_DB[0~15], data lines of DSP core are connected to CSP1093. A[0~20], address lines of ARM core and D[0~15], data lines of ARM core are connected to memory, LCD and YMU762. ICP(Interprocessor Communication Port) controls the communication between ARM core and DSP core. CSROMEN, CSRAMEN and CS1N to CS4N in the ARM core are connected to each memory. WEN and OEN control the process of memory. External IRQ(Interrupt ReQuest) signals from each units, such as, YMU, Ear-jack, Ear-mic and CSP1093, need the compatible process.

Some PPI pins has many special functions. CP_KB[0~9] receive the status from key FPCB and are used for the communications using data link cable(DEBUG_DTR/RTS/TXD/RXD/CTS/DSR).

And UP_CS/SCLK/SDI, control signals for PSC2106 are outputted through PPI pins. It has signal port for charging(CHG_DET), SIM_RESET and FLIP_SNS with which we know open/closed status of folder. It has JTAG control pins(TDI/TDO/TCK) for ARM core and DSP core. It receives 13MHz clock in CKI pin from external TCXO and receives 32.768KHz clock from X1RTC. ADC(Analog to Digital Converter) part receives the status of temperature, battery type and battery voltage. And control signals(DSP_INT, DSP_IO and DSP_RWN) for DSP core are used. It enables main LCD with DSP IP pins.

7) CSP1093

CSP1093 integrates the timing and control functions for GSM 2+ mobile application with the ADC and DAC functions. The CSP1093 interfaces to the trident, via a 16-bit parallel interface. It serves as the interface that connects a DSP to the RF circuitry in a GSM 2+ mobile telephone. DSP can load 148 bits of burst data into CSP1093's internal register, and program CSP1093's event timing and control register with the exact time to send the burst. When the timing portion of the event timing and control register matches the internal quarter-bit counter and internal frame counter, the 148 bits in the internal


Register are GMSK modulated according to GSM 2+ standards. The resulting phase information is translated into I and Q differential output voltages that can be connected directly to an RF modulator at the TXOP and TXON pins. The DSP is notified when the transmission is completed. For receiving baseband data, a DSP can program CSP1093's event timing and control register with the exact time to start receiving I and Q samples through TXIP and TXIN pins. When that time is reached, the control portion of the event timing and control register will start the baseband receive section converting I and Q sample pairs. The samples are stored in a double-buffered register until the register contains 32 sample pairs. CSP1093 then notifies the DSP which has ample time to read the information out before the next 32 sample pairs are stored. The voice band ADC converter issues an interrupt to the DSP whenever it finishes converting a 16-bit PCM word. The DSP then reads the new input sample and simultaneously loads the voice band output DAC converter with a new PCM output word. The voice band output can be connected directly to a speaker via AOUTAN and AOUTAP pins and be connected to a Ear-mic speaker via AOUTBN and AOUTBP pins.

8) X-TAL(13MHz)

This system uses the 13MHz TCXO, TCO-9141B, Toyocom. AFC control signal from CSP1093 controls frequency from 13MHz x-tal. It generates the clock frequency. This clock is fed to CSP1093, Trident, YMU762 and Silab solution.

3. SGH-X450 Exploded View and its Parts list

1. Cellular phone Exploded View



2. Cellular phone Parts list

Location NO.		Description	SEC CODE	Remark
Q0001		MEC FOLDER UPPER	GH75-03608A	
Q0002		MEC FOLDER LOWER	GH75-03609A	
Q0003		MEC-FRONT COVER	GH75-03607A	
Q0004		MEC REAR COVER	GH75-03610A	
Q0005		MEC KEYPAD	GH75-04141A	
Q0006		UNIT METAL DOME	GH59-01212A	
Q0007		LCD	GH07-00490A	
Q0008		MOTOR DC	GH30-00077A	
Q0009		SPEAKER	3001-001509	
Q0010		PBA MAIN	GH92-01595A	
Q0011		MEC WINDOW LCD MAIN	GH75-04140A	
Q0012		RMO COVER IF CONN	GH73-01844A	
Q0013		RMO RF COVER	GH73-02975A	
Q0014		MICROPHONE-ASSY	GH30-00090A	
Q0015		UNIT FPCB	GH59-01213A	
Q0020		ANTENNA	GH42-00374A	
Q0026		MEC VOL KEY	GH75-02846A	
Q0030		MPR SCREW CAP LEFT	GH74-01466A	
Q0031		MPR SCREW CAP RIGHT	GH74-01467A	
Q0032		PMO SUB WINDOW	GH72-09526A	
Q0038		BATTERY-720MAH	GH43-00940A	
Q0056		SCREW MACHINE	6001-001479	

3. Test Jig (GH80-00865A)



3-1. RF Test Cable
(GH39-00140A)



3-2. Test Cable
(GH39-00127A)



3-3. Serial Cable



3-4. Power Supply Cable



3-5. DATA CABLE
(GH39-00143B)



3-6. TA
(GH44-00184A)



4. SGH-X450 MAIN Electrical Parts List

SEC Code	Design LOC		
0406-001083	ZD701	1405-001082	V1001
0406-001083	ZD800	1405-001082	V1002
0406-001083	ZD801	1405-001082	V1003
0406-001194	ZD802	1405-001082	V1004
0501-000225	Q1000	1405-001082	V700
0504-001151	U503	1405-001082	V705
0504-000168	Q300	1405-001082	V706
0504-001012	Q900	1405-001082	V800
0504-001012	Q901	1405-001082	V801
0504-001012	Q902	1405-001082	V802
0504-001151	U501	1405-001082	V803
0504-001151	U502	1405-001082	V804
0601-001790	D900	1405-001082	V903
0601-001790	D901	1405-001082	V904
0601-001790	D902	1405-001082	V905
0601-001790	D903	1405-001082	V907
0601-001790	D904	1405-001082	V908
0601-001790	D905	1405-001082	V909
0601-001790	D906	1405-001082	V910
0601-001790	D907	1405-001082	V911
0601-001790	D908	1405-001093	V806
0601-001790	D911	1405-001093	V808
0601-001790	D912,913	1405-001108	V1005
0601-001929	LED900	1405-001108	V1006
1001-001183	U1001	1405-001108	V1007
1009-001010	SW900	1405-001108	V1008
1109-001274	U600	1405-001108	V707
1201-002078	U200	1405-001108	V912
1203-002902	U300	1405-001108	V913
1203-003105	U900	1405-001108	V914
1203-003109	U301	2007-000138	R103
1204-001984	U500	2007-000140	R1018
1204-002161	U1013	2007-000140	R802
1205-002433	U100	2007-000140	R803
1404-001256	TH401	2007-000140	R804
1405-001019	V805	2007-000140	R805
1405-001082	V1000	2007-000140	R806
		2007-000140	R811

2007-000140	R812
2007-000140	R813
2007-000140	R814
2007-000141	R1011
2007-000141	R1024
2007-000148	R1005
2007-000148	R1006
2007-000148	R1012
2007-000148	R1019
2007-000157	R1025
2007-000157	R305
2007-000157	R400
2007-000157	R402
2007-000157	R800
2007-000157	R801
2007-000157	R808
2007-000159	R1021
2007-000159	R1023
2007-000162	R1014
2007-000162	R1022
2007-000162	R504
2007-000162	R505
2007-000162	R506
2007-000162	R910
2007-000167	R304
2007-000171	R1003
2007-000171	R1013
2007-000171	R1027
2007-000171	R1028
2007-000171	R1029
2007-000171	R105
2007-000171	R200
2007-000171	R201
2007-000171	R203
2007-000171	R204
2007-000171	R205
2007-000171	R310
2007-000171	R501

2007-000171	R600
2007-000171	R603
2007-000171	R807
2007-000171	R911
2007-000172	R101
2007-000172	R300
2007-000172	R407
2007-000172	R601
2007-000172	R700
2007-000566	R810
2007-000947	R302
2007-000758	R303
2007-001119	R1010
2007-001292	R919
2007-001292	R920
2007-001305	R918
2007-001308	R102
2007-001325	R1007
2007-001333	R1017
2007-002797	R100
2007-003001	R1001
2007-003001	R1002
2007-003010	R900
2007-003010	R901
2007-003010	R902
2007-003010	R903
2007-003010	R904
2007-003010	R905
2007-003010	R906
2007-003010	R907
2007-003010	R908
2007-003010	R917
2007-003010	R921
2007-003010	R922
2007-007107	R405
2007-007137	R301
2007-007142	R306
2007-007142	R403

2007-007200	R502
2007-007200	R503
2007-007308	R404
2007-007308	R406
2007-007480	R408
2007-007538	R401
2007-008263	R308
2203-000233	C1005
2203-000233	C1028
2203-000233	C1030
2203-000233	C127
2203-000233	C129
2203-000233	C130
2203-000233	C131
2203-000233	C132
2203-000233	C313
2203-000233	C324
2203-000233	C602
2203-000233	C801
2203-000254	C117
2203-000254	C118
2203-000254	C119
2203-000254	C120
2203-000254	C314
2203-000254	C400
2203-000254	C401
2203-000254	C402
2203-000254	C403
2203-000254	C407
2203-000254	C409
2203-000254	C410
2203-000254	C411
2203-000254	C412
2203-000254	C417
2203-000254	C508
2203-000254	C509
2203-000254	C510
2203-000254	C511

2203-000254	C513
2203-000254	C514
2203-000254	C515
2203-000254	C604
2203-000254	C700
2203-000278	C1020
2203-000359	C1000
2203-000386	C115
2203-000386	C414
2203-000386	C416
2203-000425	C503
2203-000438	C1014
2203-000438	C1021
2203-000438	C1022
2203-000438	C707
2203-000585	C1006
2203-000628	C802
2203-000679	C406
2203-000812	C126
2203-000812	C206
2203-000812	C303
2203-000812	C304
2203-000812	C305
2203-000812	C501
2203-000812	C507
2203-000812	C518
2203-000812	C520
2203-000812	C710
2203-000812	C711
2203-000854	C125
2203-000854	C210
2203-000995	C1039
2203-000995	C215
2203-001072	C1010
2203-001072	C1011
2203-001259	C1008
2203-001405	C408
2203-001412	C116


2203-001598	C311
2203-001598	C312
2203-001598	C315
2203-002677	C218
2203-002677	C219
2203-005052	C1023
2203-005061	C1001
2203-005061	C1002
2203-005061	C1007
2203-005061	C1015
2203-005061	C300
2203-005061	C302
2203-005061	C320
2203-005061	C322
2203-005061	C405
2203-005061	C418
2203-005061	C506
2203-005061	C600
2203-005061	C601
2203-005061	C701
2203-005065	C1009
2203-005065	C1032
2203-005065	C504
2203-005288	C216
2203-005288	C217
2203-005288	C220
2203-005288	C221
2203-005450	C222
2203-005450	C519
2203-005482	C1031
2203-005482	C113
2203-005482	C209
2203-005482	C512
2203-005482	C715
2203-005482	C900
2203-005482	C901
2203-005496	C128
2203-005496	C211

2203-005496	C213
2203-005496	C214
2203-005496	C404
2203-005496	C413
2203-005496	C505
2203-005509	C703
2203-006053	C902
2203-006137	C1003
2203-006201	C301
2203-006201	C309
2203-006201	C310
2203-006201	C316
2203-006201	C903
2203-006257	C306
2404-001088	C307
2404-001105	C212
2404-001105	C318
2404-001134	C207
2404-001268	C1004
2404-001268	C319
2404-001268	C800
2404-001305	C1016
2503-001041	C705
2503-001041	C706
2703-002198	L218
2703-002204	L214
2703-002205	L216
2703-002205	L900
2703-002367	L217
2703-002485	L204
2703-002544	L203
2703-002636	L202
2801-003856	OSC400
2809-001266	OSC100
2901-001268	F701
2901-001268	F702
2901-001268	F703
2901-001268	F704


[illegible]

5. SGH-X450 Block Diagrams

1. RF Solution Block Diagram




2. Base Band Solution Block Diagram




6. SGH-X450 PCB Diagrams

1. Main PCB Top Diagram




2. Main PCB Bottom Diagram




7. SGH-X450 Flow Chart of Troubleshooting


1. Power On




2. Initial




3. SIM Part




4. Charging Part







5. Microphone Part




6. Speaker Part




7. EGSM Reciever




8. EGSM transmitter




9. DCS Receiver



10. DCS transmitter



11. PCS Receiver



12. PCS transmitter

