

Voltage Rails

Power	Voltage	S0-S2	S3	S4	S5	Ctl Signal
VIN	19V	V	V	V	V	
5VPCU	5V	V	V	V	V	3V5V_EN
3VPCU	3V	V	V	V	V	3V5V_EN
15VPCU	15V	V	V	V	V	3V5V_EN
+3.3VALW	3V	V	V	V	V	STB_ON
+1.2VALW	1.2V	V	V	V	V	STB_ON
5VSUS	5V	V	V			SUSON
3VSUS	3V	V	V			SUSON
1.8VSUS	1.8V	V	V			SUSON
VCC5	5V	V				MAINON
VCC3	3V	V				MAINON
VCC2.5	2.5V	V				MAINON
VCC1.8	1.8V	V				MAINON
VCC1.5	1.5V	V				MAINON
VCC1.2	1.2V	V				MAINON
CPU_VDDA	2.5V	V				MAINON
VCC_NB	1.2V	V				MAINON
SMDDR_VTERM	0.9V	V				MAINON
VCC_CORE	By CPU	V				VR_ON
VCC1.1	1.1V	V				MAINON

Page 01: Block diagram
 Page 02: System information
 Page 03: Clock generator ICS951462
 Page 04: AMD M2+ HT I/F
 Page 05: AMD M2+ DDRII MEMORY I/F
 Page 06: AMD M2+ CTRL & DEBUG
 Page 07: AMD M2+ PWR & GND
 Page 08: DDR2 SODIMM X 2
 Page 09: DDR2 Termination
 Page 10: RS690MC HT interface
 Page 11: RS690MC PCIE interface
 Page 12: RS690MC PLL & VEDIO I/F
 Page 13: RS690MC Power
 Page 14: SB600 PCIE/PCI/RTC/LPC/CPU Interface
 Page 15: SB600 ACPI/GPIO/USB/AC97
 Page 16: SB600 SATA/PATA Interface
 Page 17: SB600 POWER & Decoupling
 Page 18: SB600 Straps
 Page 19: LCD PANEL/WEBCAM
 Page 20: M92-M(PCIE I/F)
 Page 21: M92M(LVDS/RGB/HDMI/TV)
 Page 22: M92-M(MEM I/F)
 Page 23: M92-M(Thermal/STRAP/EEPROM)
 Page 24: M92-M(POWER/GND)
 Page 25: VRAM1*4(GDDR2-BGA84)
 Page 26: LAN BCM5906
 Page 27: USB
 Page 28: R5C843 PCI/1394
 Page 29: SATA HDD/ODD
 Page 30: HD_ALC262
 Page 31: MINI CARD
 Page 32: FAN/ Daughter board
 Page 33: EC ITE8512
 Page 34: ACIN
 Page 35: 5V / 3V (MAX10720)
 Page 36: DDR 1.8V(TPS51116)
 Page 37: CPU CORE (MAX8774)
 Page 38: NB 1.2V(OZ8116)
 Page 39: VDD_CORE (OZ8118)
 Page 40: 12V/ HDD(MAX15026)
 Page 41: NB CORE(OZ8116)
 Page 42: POWER MANGER DIAGRAM
 Page 43: SCREW HOLE & EMI
 Page 44: History


PCB STACK UP



LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : GND
 LAYER 5 : VCC
 LAYER 6 : IN2
 LAYER 7 : GND
 LAYER 8 : BOT

PCI DEVICES IRQ ROUTING


PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts	CLK
NB VGA	NA	A		
SB	AD31(INT)	NA	NA	
AC97/AZALIA	AD31	NA	B	INT
USB	AD30	NA	D	INT
R5C843	AD16	0	E/F/G	PCLK0

Power On Sequence





Put Decoupling Caps close to Clock Fen. power pin



CLKREQA# CONTROL SRC5,6,7
CLKREQB# CONTROL SRC2,3,4 ATIG3
CLKREQC# CONTROL SRC0,1 ATIG0,1,2


EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock


CPU HyperTransport Interface

VDDLDTRUNCPU is connected to the VDD_LDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.




Quanta Computer Inc.
PROJECT : QU1T







5



ATHLON Control and Debug






If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300- ($\pm 5\%$) pullup to VSS.





SMBUS SLAVE ADDRESS	
ADM1032ARM2-2RL	98 (NB)
ADM1032ARM2-1RL	9A (CPU)


PROCESSOR POWER AND GROUND


7




















Quanta Computer Inc.
PROJECT : QU1T






Quanta Computer Inc.
PROJECT : QU1T




REQUIRED STRAPS



				PCLK_R5C843	PCLK_DBC
	AC_SDOUT	PCICLK4	PCICLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4		

DEBUG STRAPS




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED




Quanta Computer Inc.
PROJECT : QU1T


BACKLIGHT CONTROL



PANEL VCC CONTROL (LCD INRUSH CURRENT=3A)




CAMERA POWER





LCD CONNECTOR


19




TO INVERTER POWER




FOR EMI WEB CAM MODULE






EMI CAP.




Quanta Computer Inc.
PROJECT : QU1T

Size	Document Number	Rev
	M82-M PCI-E	B
Date:	Wednesday, November 25, 2009	Sheet 20 of 44



STRAP




CONFIGURATION STRAPS

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
			M8e	M7e
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP2	ENABLE HD AUDIO (M7xM8x-M)	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82-S)	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11:9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X


HDCP FUNCTION

W#	HDCP
0	Enable
1	Disable

EEPROM



Thermal Sensor



Need to pull-high +3VPCU in M/B side(ALT#_GPIO17,SYSFANON#)


M86 DDR2 Memory Aperture size

Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Hynix (400MHz)	256M	1	1	1	1
Samsung (400MHz)	256M	1	1	1	0


M82 DDR2 Memory Aperture size

Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Hynix (500MHz)	512M	1	1	0	1
Samsung (500MHz)	512M	1	0	1	1


Fine-tune Power-on sequence





Quanta Computer Inc.
PROJECT : QU1T




25







500mA




60 mils


For S-ATA HDD POWER



SATA HDD CONNECTOR




SATA ODD CONNECTOR




Quanta Computer Inc.


PROJECT : QU1T



Mini Card (WLAN)




Mini Card (TV Card)






TV ANTENNA CONNECTOR
ANT. CONNECTOR

Z = 75 OHM





Quanta Computer Inc.
PROJECT : QU1T

FAN CONN




Delete fan speed control IC U11 because HDD FAN is cost down already, and also delete surrounding parts
-->new add on 8/26








ACIN






+1.1V





MINI CARD POWER

















PR228: 82.5K
PR229: 226K
PR230: 374K

VID[1:0]		
VID1	VID0	
0	0	1.1V
0	1	1.0V
1	0	0.95V
1	1	0.9V

PR228: 71.5K
PR229: 154K
PR230: 340K

VID[1:0]		
VID1	VID0	
0	0	1.2V
0	1	1.1V
1	0	1.0V
1	1	0.9V







NB_CORE TABLE

NBCOREEN	NBCORE (V)
0	1.2V
1	1.0V

PR283: 76.8k
 PR286: 57.6k
 PR287: 154k

MAX: 2.8A
 OCP: 10A





A Stage:Base on QUIT Rev. F Schematics to modify.

1. (P. 24)change R138, R134 footprint from 6063 to 1206-->new add on 5/13
2. (P. 27)Add Touch Panel USB interface connector.-->new add on 5/13
3. (P. 33)Add Multi-Media Board I2C interface connector.-->new add on 5/13
4. (P. 38)Add Buzzer Connector.-->new add on 5/13
5. (P. 14, P. 35)change P05 and P03 package by P05M request.-->new add on 5/13
6. (P. 27)del R112, R118, R111, R189, R61, R57, R50, R56, R27, R28, R25, R26-->new add on 5/13
7. (P. 26)change u43 Surge IC-->new add on 5/13
8. (P. 31)PR121 change to 3856 -->new add on 5/13
9. (P. 34)J11 change footprint from (dcjk-2dc-0238-r05-a1-2p) to (dcjk-2dc-0238-r06-5p-v)-->new add on 5/13
10. (P. 19)Modify CAMERA POWER-->new add on 5/13
11. (P. 32) Modify CAMERA ROT KEY-->new add on 5/13
12. (P. 34) add PL13 , PL24 by power request-->new add on 5/13
13. (P. 26) Change C186 to 6063 type, US P1M4.5.12.13 connect to GND-->new add on 5/13
14. (P. 33) Add Touch key per circuits to control touch strip board power-->new add on 6/4
15. (P. 15) Add R695, R697 to select TV or touch panel use USB port7-->new add on 6/8
16. (P. 27) Add L99, U40, F14, C82 and DEL J3 to support touch panel using USB port7,9-->new add on 6/9
17. (P. 34) Add PC205, PC207 to reserve ISM issue--> new add on 6/15
18. (P. 27)Add Touch PANEL LED EN1 reserved circuit--> new add on 6/16
19. (P. 27)DEL KEYBOARD MATRIX CIRCUIT-->new add on 6/16
20. (P. 35)Add PC206, PC208 for ISM issue reserve-->new add on 6/16
21. (P. 35)Change layer PC181, PC98, PC95, PC93, PC91 to TOP layer-->new add on 6/17
22. (P. 15, 19, 27)Update for USB port 7 to selection with TV and CCD and port8,9 use to Touch screen port
-->new add on 6/18

B Stage:Base on QUIT A stage Schematics to modify.

1.Pag.34 PR181 , PL13 , PL24 delete-->new add on 7/24
2.Pag.36 PC186 , PC187 delete , PC188 change to 568u/2.5v-->new add on 7/24
3.Pag.37 PC181 , PC179 delete , PC181 , PC183 change to 568u/2.5v-->new add on 7/24
4.Pag.38 PC148 delete , PC182 change to 568u/2.5v-->new add on 7/24
5.Pag.39 PC185 , PC187 , PC119 delete , PC192 change to 568u/2.5v-->new add on 7/24
6.Pag.40 12V PWM circuit NA , add 12V LDO circuit.-->new add on 7/24
7.Pag.41 NB CORE circuit NA.-->new add on 7/24
8.PC205 , PC204 , PC185 , PC204 , PC149 , PC111 , PC110 , PC133 , PC132 , PC177 Quanta P/N change to CH6104K5207.-->new add on 7/24
9.Pag.40 Cchange power rail from NB_CORE
to VCCL2.-->new add on 7/24
10.Pag34 Remove PC205, PC207 and add C673304M229 PC233-->8/18
11.Pag40 Change PC144 footprint and
add part C673304M229-->8/18
12.Pag35 NA PC181.-->8/18
13.Pag12 NA C186, C335, U7 for cost down-->8/26
14.Pag13 Add reserved power plan NB_CORE-->8/26
15.Pag14 Change R699 to D3089-->new add on 8/26
16.Pag19 Delete R340, R651, shorten the trace of pin4, 5, 6 on CN3-->new add on 8/26
17.Pag30 Delete USB H.P amplifier, connect NPOUT1 to NPOUT11, NPOUT2 to NPOUT12-->new add on 8/26
18.Pag32 DEL C557, C564, C566, R345, R347, R354, R353, R356, Q23, U11, COM5 For fan cost down-->new add on 8/26

C Stage:Base on QUIT B stage Schematics to modify.

1.Pag.27 add U41, U42, U33, U34 For ESD issue---->new add 11/15

2.Pag.30 add C874, C875, R671, R672, R717, R718 , PR181, PR189 connect NPOUT_L1 to NPOUT1, NPOUT_R1 to NPOUTR---->new add 11/15

http://mycomp.su/xl