

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
0.1		521911	Proto Release	?	?

SCHEM, MLB, MBP17

PVT 12/18/2007

Page	(csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	Revision History	N/A	N/A
7	7	Functional / ICT Test	MASTER	MASTER
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	MASTER	MASTER
10	10	CPU FSB	M87_MLB	08/28/2007
11	11	CPU Power & Ground	M87_MLB	08/28/2007
12	12	CPU Decoupling & VID	M87_MLB	08/28/2007
13	13	extended Debug Port (XDP)	T9_NAME	01/22/2007
14	14	NB CPU Interface	T9_NAME	01/25/2007
15	15	NB PEG / Video Interfaces	T9_NAME	03/19/2007
16	16	NB Misc Interfaces	T9_NAME	01/25/2007
17	17	NB DDR2 Interfaces	T9_NAME	01/25/2007
18	18	NB Power 1	T9_NAME	01/25/2007
19	19	NB Power 2	T9_NAME	01/25/2007
20	20	NB Grounds	T9_NAME	01/25/2007
21	21	NB Standard Decoupling	MASTER	MASTER
22	22	NB Graphics Decoupling	M87_MLB	08/28/2007
23	23	SB Enet, Disk, FSB, LPC	T9_NAME	01/25/2007
24	24	SB PCI, PCIE, DMI, USB	M87_MLB	08/28/2007
25	25	SB Pwr Mgt, GPIO, Clink	M87_MLB	08/28/2007
26	26	SB Power & Ground	T9_NAME	01/25/2007
27	27	SB Decoupling	MASTER	MASTER
28	28	SB Misc	M87_MLB	08/28/2007
29	29	Clock (CK505)	T9_NAME	01/25/2007
30	30	Clock Termination	M87_MLB	08/28/2007
31	31	DDR2 SO-DIMM Connector A	M87_MLB	08/28/2007
32	32	DDR2 SO-DIMM Connector B	M87_MLB	08/28/2007
33	33	Memory Active Termination	(MASTER)	(MASTER)
34	34	Left I/O Board Connector	(MASTER)	(MASTER)
35	37	Ethernet (Yukon)	T9_NAME	01/25/2007
36	38	Yukon Power Control	T9_NAME	03/19/2007
37	39	Ethernet Connector	M87_MLB	08/28/2007
38	40	FireWire Link (TSB83AA22)	M87_MLB	08/28/2007
39	41	FireWire PHY (TSB83AA22)	M87_MLB	08/28/2007
40	42	FireWire Port Power	M87_MLB	08/28/2007
41	43	FireWire Ports	M87_MLB	08/28/2007
42	44	PATA Connector	MASTER	MASTER
43	46	External USB Connector	MASTER	MASTER
44	47	Left Clutch Barrel Interconnect	M87_MLB	08/28/2007
45	49	SMC	M87_MLB	08/28/2007

Page	Contents	Sync	Date
46	SMC Support	M87_MLB	10/15/2007
47	LPC+ Debug Connector	M87_MLB	08/28/2007
48	SMBus Connections	(MASTER)	(MASTER)
49	Current & Voltage Sensing	M87_MLB	08/28/2007
50	Current Sensing	MASTER	MASTER
51	Thermal Sensors	M87_MLB	08/28/2007
52	Fan Connectors	M87_MLB	08/28/2007
53	Current & Thermal Sensors	M87_LIO	11/06/2007
54	ALS Support	M87_MLB	08/28/2007
55	Sudden Motion Sensor (SMS)	M87_MLB	08/28/2007
56	SPI BootROM	T9_NONE	01/25/2007
57	DC-In & Battery Connectors	(MASTER)	(MASTER)
58	Power FETs	M87_MLB	08/28/2007
59	IMVP6 CPU VCore Regulator	MASTER	MASTER
60	5V / 3.3V Power Supply	MASTER	MASTER
61	1.25V / 1.05V Power Supply	M87_MLB	08/28/2007
62	1.8V DDR2 Supply	M87_MLB	08/28/2007
63	1.5V Power Supply	MASTER	MASTER
64	FW PHY Power Supplies	M87_MLB	08/28/2007
65	3.425V G3Hot Supply & Power Control	M87_MLB	09/26/2007
66	PBus Supply & Batt. Charger	MASTER	MASTER
67	NV G84M PCI-E	M87_MLB	08/28/2007
68	NV G84M Core/FB Power	M87_MLB	08/28/2007
69	NV G84M Frame Buffer I/F	M87_MLB	08/28/2007
70	GDDR3 Frame Buffer A (Top)	M87_MLB	08/28/2007
71	GDDR3 Frame Buffer B (Top)	M87_MLB	08/28/2007
72	NV G84M GPIO/MIO/Misc	M87_MLB	08/28/2007
73	GPU Straps	M87_MLB	08/28/2007
74	NV G84M Video Interfaces	M87_MLB	08/28/2007
75	GPU (G84M) Core Supply	M87_MLB	09/26/2007
76	LVDS Display Connector	MASTER	MASTER
77	GDDR3 Frame Buffer A (Bot)	M87_MLB	08/28/2007
78	GDDR3 Frame Buffer B (Bot)	M87_MLB	08/28/2007
79	1.8V FB Power Supply	MASTER	MASTER
80	DVI Display Connector	MASTER	MASTER
81	Project Specific Connectors	(MASTER)	(MASTER)
82	LCD Backlight Support	M87_LIO	12/06/2007
83	CPU/FSB Constraints	T9_NONE	01/25/2007
84	NB Constraints	T9_NONE	01/25/2007
85	Memory Constraints	T9_NONE	01/25/2007
86	SB Constraints (1 of 2)	T9_NONE	01/25/2007
87	SB Constraints (2 of 2)	T9_NONE	01/25/2007
88	Clock & SMC Constraints	M87_MLB	08/28/2007
89	FireWire Constraints	T9_NONE	01/25/2007

Page ^(.csa)	Contents	Sync ^{Date}
90 ¹⁰⁷	GPU (G84M) Constraints	M87_MLB 10/02/2007
91 ¹⁰⁸	Project Specific Constraints	M87_MLB 08/28/2007
92 ¹⁰⁹	PCB Rule Definitions	M87_MLB 10/03/2007


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7431	1	SCHEM, MLB, MBP17	SCH	CRITICAL	
820-2262	1	PCBF, MLB, MBP17	PCB	CRITICAL	


DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Dec 18 15:43:01 2007


DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 APPLE INC.		
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
	DRAFTER		DESIGN CK		TITLE SCHEM, MLB, MBP17		
	ENG APPD		MFG APPD				
QA APPD		DESIGNER					
RELEASE		SCALE NONE					
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7431		REV. A.0.0	
				SHT 1 OF 92			



System Block Diagram
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

M88 POWER SYSTEM ARCHITECTURE





Power Block Diagram

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 4 OF 92	

87654321

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9092	PCBA, 2.6GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_6GHZ, FB_512_HYNIX, EEE_Z3K
630-9093	PCBA, 2.6GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_6GHZ, FB_512_SAMSUNG, EEE_Z3L
630-9225	PCBA, 2.5GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_5GHZ, FB_512_HYNIX, EEE_ZVW
630-9228	PCBA, 2.5GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_5GHZ, FB_512_SAMSUNG, EEE_ZVX

BOM Groups

BOM GROUP	BOM OPTIONS
M88_COMMON	COMMON, ALTERNATE, M88_COMMON1, M88_COMMON2, M88_DEBUG, M88_PROGPARTS
M88_COMMON1	BKLT_5V_PWR, ISL9504B, ONEWIRE_PU, GPUVID_1P23V
M88_COMMON2	P1V8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN
M88_DEBUG	SMC_DEBUG_NO, XDP, LPCPLUS
M88_PROGPARTS	BOOTROM_PROG, SMC_PROG

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3K]	CRITICAL	EEE_Z3K
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3L]	CRITICAL	EEE_Z3L
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVW]	CRITICAL	EEE_ZVW
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZVX]	CRITICAL	EEE_ZVX

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3559	1	IC, PDC, SR, PRQ, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ
337S3560	1	IC, PDC, SR, PRQ, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
338S0509	1	IC, GPU, NV, G84M, BGA	U8000	CRITICAL	
338S0432	1	IC, NB, CRESTLINE, GM, C8, PRQ, ROHS-SPECIAL, 965PM	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL	
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B
359S0130	1	IC, SLG2AP101, LW PWR CLK GEN, CKS05, QFN68	U2900	CRITICAL	
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	

338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK
341S2194	1	IC, SMC, DEVELOPMENT, M88	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2192	1	IC, EFI ROM, DEVELOPMENT, M87	U6100	CRITICAL	BOOTROM_PROG

333S0423	4	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0423	8	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0424	4	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0424	8	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_HYNIX

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0011	157S0030		ALL	EEB alt to TOK/BitTech Magnetics
138S0603	138S0602		ALL	Muratec alt to Samsung 25uF electrolytic caps
353S1681	353S1294		ALL	TI alternate to National
376S0543	376S0466		ALL	ADI alternate to Siliconix SI4402
152S0683	152S0276		ALL	Mag Layers alternate to Delta/Visney
104S0024	104S0017		ALL	Parasonic alternate to Cytac
128S0083	128S0165		ALL	alternate to Hologram Free Range 28MP 32 bit
128S0113	128S0160		ALL	alternate to Hologram Free Range 28MP 32 bit
128S0115	128S0150		ALL	alternate to Hologram Free Range 28MP 32bit
128S0122	128S0157		ALL	alternate to Hologram Free Range 28MP 32 bit
128S0057	128S0147		ALL	alternate to Hologram Free Range 28MP 32bit
128S0056	128S0175		ALL	alternate to Hologram Free Range 28MP 32 bit
376S0448	376S0445		ALL	SL7000ADN For F06200

BOM Configuration

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE

NONE

SHT

5

OF

92


APPLE INC.


87654321

8		7		6		5		4		3		2		1				
D	Proto: See earlier schematics for info about releases 0.0.1 - 4.0.0 EVT: 5.0.0: 08/03/07 -- Page 5: Removed Q4690 BOM table entry. BOM table is on CSA pg. 46 6.0.0 & 5.1.0: 08/10/07 -- Synced to M87 MLB label 4.3.0 08/10/07 -- Page 3: Revised power block diagram. 08/10/07 -- Page 10-12: Updated U1000 CPU part number to reflect latest Penryn pin-out. 08/10/07 -- Page 37: T3900,T3901 magnetics changed to 157S0053. 08/10/07 -- Page 65: Changed L7810 3.425V G3 Hot inductor to 152S0301. R7070 changed from 100K to 10K. 6.1.0: 08/14/07 -- Synced to M87 MLB label 5.1.0 08/14/07 -- Page 49: Changed Q5322 to SOT23 part same as M87. 08/14/07 -- Page 75: Changed GPU VID pull up/downs to 2.2K ohms. 6.2.0: 08/16/07 -- Removed Rev B Silego clock chip as alternate. 08/16/07 -- Page 51: Temp Sensors: Changed U5500 and U5570 to EMC1043-1 APN 353S1947. 7.0.0: 08/17/07 -- Page 48: Changed SMBus SMC "A" pull ups R5270 and R5271 to 3.3K to improve rise time on SCL.. 7.1.0: 08/22/07 -- Page. 9,34: Added GPIOs to support iPhone headset. ICH8 GPIO 22 IPHS_SW_BIAS_EN_L routes to JJ3400.63 08/22/07 -- Page. 9,34: Removed R3410 and R3411. ICH8 GPIO 2 IPHS_SW_INT routes to JJ3400.65 08/22/07 -- Synced M87 MLB label 6.2.0 08/22/07 -- Page 51: Temp sensors: Added R5501,R5502,R5571,R5572 pull ups on U5500 and U5570. 08/22/07 -- Page 61: R7455 changed to 7.5K to change max load current margin on PP1V05. 08/22/07 -- Page 90: Changed frame buffer net physical type to GDDR3_50SE. 08/22/07 -- Synced M87 LIO label 1.5.0 08/22/07 -- Page 66: U7901 voltage follower changed from OPA333 to OPA705. 08/22/07 -- Page 82: Changed L9891,L9893,L9894 to 155S0220 7.2.0: 08/23/07 -- Page 5: Changed CPU parts to ES2, B1 for EVT 08/23/07 -- Page 9: IPHS_SW_BIAS_EN_L now connected to SB_SLOAD (GPIO 38). 08/23/07 -- Synced M87 MLB label 6.5.0 08/23/07 -- Page 50: Current Sensors: Changed U5410 and U5440 to MAX4245 Changed R5413 and R5443 to 0.005 ohm resistors. 08/23/07 -- Page 91: Added diff pair properties to new current sensor pairs. 08/23/07 -- Synced M87 LIO label 1.7.0 08/23/07 -- Page 66: Changed U7901 to MAX4245. Changed F7902 to 740S0055. 08/23/07 -- Page 82: Add BOMOPTION OMIT to RX9892. 8.0.0: 08/24/07 -- Page 25: Added NO STUFF to R2552 (was pull up on SB GPIO38 which is now used on IPHS). 08/24/07 -- Page 59: CPU Vcore supply changes per characterizationChanged L7100 and L7101 to 152S0624. Changed C7134 to 0.01uF 132S0042. 8.1.0: 08/24/07 -- Synced M87 MLB label 8.2.0 Page 5,75: Changed BOM option to GPUVID_1P23V Page 73: Changed R5491 and R5493 to 6.81K to allow full resolution of GPUVCORE current sense Page 50: Adding C5411,C5412,C5441,C5442 feedback caps for current sense op amps Page 66: Changed R7920 to halogen free 107S0110. 8.2.0: 08/29/07 -- Synced m87_mlb CSA pgs. Major release label name : m87_mlb_051-7413.8.2.0 08/29/07 -- Changed net physical and net spacing to CRT_50S on these signals NB_CLK100M_DPLSS_P/N NB_CLK96M_DOT_P/N 8.3.0: 08/29/07 -- Changed the following filters to 155S0371 for supply issues: pg. 43 L4600 pg. 44 FL4735 pg. 76 L9010,L9011 08/29/07 -- pg. 80 L9460,L9464,L9468,L9476,L9480,L9484 8.4.0: 08/30/07 -- Changed the orientation on these filters to match layout: pg. 43 L4600 pg. 76 L9010,L9011 9.0.0: 08/30/07 -- RFA 529050 EVT Release of Schematic BOM and PCBF 9.1.0: BOM Changes only 09/04/07 -- Page 5: Added alternate sources for these parts: 09/04/07 -- 152S0683 is the Mag layers alternate for Dale/Vishay inductors. 09/04/07 -- 128S0164 is the Kemet alternate to Sanyo caps 09/04/07 -- 104S0023 is the Panasonic alternate to Cyntec resistors 09/04/07 -- Page 50: Changed R5425 and R5435 to 104S0023. 10.0.0: 09/06/07 -- HF capacitor substitution, with halogen parts as alternates. pg. 5 Alternates BOM table updates. 11.0.0: 09/11/07 -- Page 57: Removed NO STUFF from DZ6960 (377S0044), ESD diode on BATT_POS per Chris. 09/11/07 -- Page 5: Removed alternate to 128S0164 Kemet 220uF tantalum cap at C7540 and C7541. 09/11/07 -- Added BOM variants and EEE codes for 2.5GHZ: 09/11/07 -- 630-9225: ZVW PCBA,2.5GHZ,512VRAM-HY,M88 09/11/07 -- 630-9228: ZVX PCBA,2.5GHZ,512VRAM-SAM,M88 09/11/07 -- Page 62: Removed OMIT property and BOM option table to make C7540 and C7541 only 128S0073. 09/11/07 -- Page 82: LCD Backlight Added OMIT properties and BOM option table to change these beads to 155S0220: L9891,L9893,L9894																	
	C	DVT: 11.1.0: 09/12/07 --Page 66: Swapped U7901 pins 1 and 3 signals (positive and negative inputs). 11.2.0: 09/26/07 -- Synced M*& MLB label 10.2.0 09/26/07 -- Page 50 & 75: GPUVCORE: Current sense to use IMVP6 IMON + Non-inverting Opamp removed R8992,C8992 09/26/07 -- Page 65: Changed C7860 to 0.0047uF (radar://5468257 12.0.0: 09/28/07 -- Removed BOM tables and OMIT BOM options from HF capacitor substitution, with halogen parts as alternates. 09/28/07 -- Synced M87 MLB label 10.3.0 09/28/07 -- Page 50: updating GPUVcore current sense resistor values for gain of 4.83 12.0.0: 10/01/07 -- Synced M87 LIO label 9.0.0 Added R9810 10/01/07 -- Synced M87 LIO label 7.0.0 10/01/07 -- <rdar://problem/5493576> M87/M88 MLB/LED: LED driver current mirror can not be disabled + power sequencing issue <rdar://problem/5510696> TASK: M87 LIO changes to support LED board 10/01/07 -- Page 5: Added 376S0448 as alternate for 376S0445. 13.0.0: 10/05/07 -- Page 5: Removed HDCP ROM. Removed U8770, R8770,R871, C8770. 10/05/07 -- Page 75: GPU Vcore supply: Changed L8920 from 152S0525 to 152S0697.Dale 0.9uH 27A inductor has smaller pad size than Vishay IHLP4040. 13.1.0: 10/09/07 -- Synced m87_MLB label Change 72968 Page 5: Changed Module parts for new Penryn APNs. 10/09/07 -- Page 93: <rdar://problem/5525486> M87/88 1V8 FB DC converter transient response improve/BOM change 10/09/07 -- R9308 change to 40.2k, 0402, 1%; C9308 change to 680pF, 0402, 10V, 10% C9307 change to 68pF, 0402, 10V, 10%																
		B	Revision History SYNC_MASTER=N/A SYNC_DATE=N/A NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
			Apple INC. D 051-7431 A.0.0 SCALE NONE SHY 6 OF 92															
			8		7		6		5		4		3		2		1	

Revision History		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 6	OF 92






Thermal Module Holes


All holes are plated through holes with two exceptions:

- GND_CHASSIS_RIGHT_FAN_NOTCH (to the left of small well on lower board edge near USB)
- GND_CHASSIS_BATTCONN_HOLE (to the left of DIMM cutout near board edge)


Chassis GNDS




Digital Ground



RAM door (Torx) holes



Frame holes




Signal Aliases


SYNC_MASTER=MASTER		SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	9	92





CPU Power & Ground

SYNC_MASTER=M87_MLB

SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE D

DRAWING NUMBER 051-7431

REV. A.0.0

SCALE NONE

SHT 11 OF 92



D

C

B

A

D


C

B

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC_MASTER=T9_NOME SYNC_DATE=01/22/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	13	92



NB CPU Interface
SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NAME SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	15	92









NB Standard Decoupling

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		21	92



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	23	92



SB BOOT BIOS SELECT	
I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

SB PCI, PCIe, DMI, USB
SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	24	92



NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION
PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

SB Pwr Mgt, GPIO, Clink


SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	25	92




NOTE:
VccHDA and VccSUSHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.



SB Power & Ground		
SYNC_MASTER=T9_NAME		SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		












 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 26	OF 92



Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

SB Decoupling		
SYNC_MASTER=MASTER		SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		27	92



SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D


SIZE	DRAWING NUMBER
D	051-743

REV.
A.0.0

SCALE	NON
-------	-----

SHT	28
-----	----

92



FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)
(For External Graphics)

Clock (CK505)

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

(Only 100-200MHz supported by
SLG8LP536 and CY28545-5)


(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)



SIZ

REV.

92



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:
(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

31

OF

92



Page Notes

Power aliases required by this page:
- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	32	92



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

33

OF

92



Left I/O Board Connector

Pull-up on LIO, FETs to GND on MLB

Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	34	92

Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL (See note by pin)

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual yukon EC / Yukon Ultra schematic support.

Yukon EC Yukon Ultra

No link:	171 mA	No link:	130 mA
10 Mbps:	179 mA	10 Mbps:	130 mA
100 Mbps:	203 mA	100 Mbps:	150 mA
1000 Mbps:	426 mA	1000 Mbps:	290 mA

Yukon EC Yukon Ultra


No link:	4 mA	No link:	60 mA
10 Mbps:	4 mA	10 Mbps:	70 mA
100 Mbps:	4 mA	100 Mbps:	70 mA
1000 Mbps:	4 mA	1000 Mbps:	80 mA

Yukon EC (2.5V) Yukon Ultra (1.8V)

No link:	82 mA	No link:	0 mA
10 Mbps:	108 mA	10 Mbps:	30 mA
100 Mbps:	126 mA	100 Mbps:	40 mA
1000 Mbps:	218 mA	1000 Mbps:	150 mA

GND
Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
Yukon Ultra: Alias to GND

PCIE_ENET D2R_P
PCIE_ENET D2R_N
PCIE_ENET R2D C P
PCIE_ENET R2D C N
PCIE_CLK100M_ENET_P
PCIE_CLK100M_ENET_N
ENET_CLKREQ_L
PCIE_WAKE_L
ENET_RESET_L
ENET_MDI_P<0>
ENET_MDI_N<0>
ENET_MDI_P<1>
ENET_MDI_N<1>
ENET_MDI_P<2>
ENET_MDI_N<2>
ENET_MDI_P<3>
ENET_MDI_N<3>



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

35

OF


92



```
Power aliases required by this page:
- =GND_CHASSIS_ENET
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
157S0053	2	XFMR, ISO, HALF-PORT, 1000T, 16P, SMD, 2MM	T3900, T3901	CRITICAL	

Ethernet Connector	
SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC.

SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 37 OF 92	



FireWire Link (TSB83AA22)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	38	92



FireWire PHY (TSB83AA22)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	39	92


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	40	92



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT OF	
	NONE	42 92	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT	OF
	NONE	42	92

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT OF	
	NONE	42 92	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT	OF
	NONE	42	92


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT	OF
	NONE	42	92

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT OF	
	NONE	42 92	


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT OF	
	NONE	42 92	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT	OF
	NONE	42	92


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT	OF
	NONE	42	92




Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	43	92



Left Clutch Barrel Interconnect
SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 44	OF 92


D




OMIT					
U4900					
SMC_H8S2116					
BGA					
(4 OF 4)					
NC	G3	NC0	NC12	F15	NC
NC	H3	NC1	NC13	A14	NC
NC	K3	NC2	NC14	C12	NC
NC	L3	NC3	NC15	C10	NC
NC	N4	NC4	NC16	C5	NC
NC	M5	NC5	NC17	A3	NC
NC	N7	NC6	NC18	B8	NC
NC	M12	NC7	NC19	E4	NC
NC	M13	NC8	NC20	H4	NC
NC	L12	NC9	NC21	M9	NC
NC	K15	NC10	NC22	N8	NC
NC	J14	NC11			













 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7431		A.0.0
	SCALE	SHT	OF	
	NONE	45	92	








SMBus Connections		
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE D	DRAWING NUMBER 051-7431
	SCALE NONE	SHT 48 OF 92
		REV. A.0.0



Current & Voltage Sensing	
SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 49 OF 92	



GPU VCore Current Sense

Current Sensing		
SYNC_MASTER=MASTER		SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 50	OF 92

(TC0D)

(Th2H)
(Reserved for CPU heatpipe sensor)

518S0487


NB Thermal Diodes Not Used

The image displays two PCB layout designs for a fan controller, labeled (Th1H) and (Th0H). Both designs feature a central microcontroller (U5500, EMC1403-1-AIZL) and various passive components like capacitors (C5510, C5511, C5520, C5521, C5500) and resistors (R5500, R5501, R5502). The (Th1H) version includes a fan cutout and a placement note: "Place on left side of fan cutout". The (Th0H) version includes a GPU and a placement note: "Place near GPU". Both versions have a placement note: "Keep 2 caps as close to connectors as possible". The (Th0H) version also has a placement note: "Keep 2 caps as close to IC pins as possible". The layouts show the placement of components on a PCB with dimensions and part numbers.

[illegible]

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 51 OF 92	





Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D




DRAWING NUMBER
051-7431

REV.
A.0.0

SCALE
NONE

SHT
52

OF
92





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2039	1	revE of TMP102	U5750	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1807	353S2039		U5750	Alternate old version

Current & Thermal Sensors	
SYNC_MASTER=M87_LI0	SYNC_DATE=11/06/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
	SCALE	SHT OF	
	NONE	53 OF 92	






I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33


Alias SCL/SDA to GND if using analog outputs only

Desired orientation when
placed on board top-side:




Desired orientation when
placed on board bottom-side:







SPI BootROM		
SYNC_MASTER=T9_NOME		SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 56	OF 92




DC-In Connector



Battery Connector



Inrush Limiter



NOTE: R6910 is on LIO.

System must provide 10K-70K impedance
to A52 adapter for system load detection.

REQ of R6910 (on LIO), R6912, & R6913 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$

$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$

$$V_{ref} = 1.23V$$

$$V_{th} = 13.0V$$

Assuming 1% variance for R6910-R6915 and 3.42V:
Worst case Vth: min:12.47V, max: 13.54V

DC-In & Battery Connectors

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

57

OF

92



Power FETs

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		58	92



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	0	0	1-Phase DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=MASTER SYNC_DATE=MASTER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	59	92



NOTE: EN5 can float or tie to VIN for automatic 5V LD0 enable
EN3 can float or tie to VREG5 for automatic 3.3V LD0 enable
When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.

5V / 3.3V Power Supply

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	60	92



1.25V / 1.05V Power Supply

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE


NONE

SHT

61

OF

92



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0346	1	RES,MTL FILM,21.5K,1%,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V825

1.8V DDR2 Supply

SYNC_MASTER=M87_MLB

SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 62	OF 92



1.5V Power Supply

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		63	92

D

C

B

A


D

C


B

A

3.3V FW PHY Supply



1.95V FW PHY Supply



FW PHY Power Supplies

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE

NONE

SHT

64

OF

92

Power Control Signals

3.425V "G3Hot" Supply

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

G84M GPU requires rails to come up in the following order:
1) 1.2V
2) 3.3V
3) Vcore
4) 1.8V

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PG00D Signals

TP_P1V25ENET_PG00D = TP_P1V25ENET_PG00D
TP_P1V8_S0GPU_PG00D = TP_P1V8_S0GPU_PG00D

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation


NOTE: 0.9V is not checked!
Other S0 Rails PWRGD Circuit

3.425V G3Hot Supply & Power Control
SYNC_MASTER=M87_MLB SYNC_DATE=09/26/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 65	OF 92






 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 66 OF 92	

```
Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)
```

A



OMIT

U8000
NB8P-GS-W-A2
BGA
(1 OF 8)



PCI-EXPRESS BUS INTERFACE

NV G84M PCI-E

SUBMITTING OFFICE: M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	00 00 00 00	00 00 00 00 00 00 00	00 00 00 00 00 00
--	-------------	----------------------	-------------------



APPLE INC.

SIZE

D

NUMBER

051-7431

REV.

A - 9 - 9

SCALE

SHT

SHT

67

12

8

7

6

5

4

3

2

1

D

C

B

A



Power aliases required by this page: =PPVCORE_GPU - =PP1V8_GPU_FBVDDQ
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)



Power aliases required by this page:
 - =PP1V2_GPU_FBPLLAVDD
 - =PP1V8_GPU_FBI0

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	70	92

Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GDDR3 Frame Buffer B (Top)

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7431

A.0.0

SCALE


NONE

SHT

71

OF

92




Page Notes

Power aliases required by this page:
- =PP3V3_GPU_VDD33
- =PP3V3_GPI_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M GPIO/MIO/Misc

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	72	92

Page Notes

Power aliases required by this page:

- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD
- =PP3V3_GPU_DAC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Sum of peak currents: 240mA

PP1V8_S0GPU_ISNS

L8800
FERR-220-OHM
0402

20mA peak per diff pair
160mA peak for all pairs

C8800 4.7UF 20V 603
C8801 0.1UF 20V 402
C8803 0.1UF 20V 402

Place at AF9 Place at AF8

PP1V8_GPU_IFPAB_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

L8805
FERR-220-OHM
0402

40mA peak

C8805 4.7UF 20V 603
C8806 0.1UF 20V 402

PP1V8_GPU_IFPAB_PLLVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPAB_VPROBE
GPU_IFPAB_RSET

L8810
FERR-220-OHM
0402

20mA peak per diff pair
200mA peak for all pairs

C8810 4.7UF 20V 603
C8811 0.1UF 20V 402
C8813 0.1UF 20V 402

Place at AD6 Place at AE7

PP3V3_GPU_IFPCD_IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=3.3V

L8815
FERR-220-OHM
0402

40mA peak

C8815 4.7UF 20V 603
C8816 0.1UF 20V 402

PP1V8_GPU_IFPCD_PLLVDD F
MIN LINE WIDTH=0.3 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

GPU_IFPCD_VPROBE
GPU_IFPCD_RSET

Sum of peak currents: 390mA

PP3V3_S0GPU

L8820
FERR-220-OHM
0402

120mA peak

C8820 4.7UF 20V 603
C8821 0.1UF 20V 402

PP3V3_GPU_DACA_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACA_VREF
GPU_DACA_RSET

L8830
FERR-220-OHM
0402

150mA peak

C8830 4.7UF 20V 603
C8831 0.1UF 20V 402

PP3V3_GPU_DACB_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACB_VREF
GPU_DACB_RSET

NO STUFF
L8840
FERR-220-OHM
0402

120mA peak

C8845 4.7UF 20V 603
C8840 4.7UF 20V 603
C8841 0.1UF 20V 402

PP3V3_GPU_DACC_VDD F
MIN LINE WIDTH=0.35 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=3.3V

GPU_DACC_VREF
GPU_DACC_RSET

GPU_PANEL_DDC_CLK
GPU_PANEL_DDC_DATA
GPU_I2CH_SCL
GPU_I2CH_SDA
SMBUS_SMC_0_S0_SCL
SMBUS_SMC_0_S0_SDA

I2CS must be pulled up if not used
I2CS addr fixed at 0x9E,0x9F

OMIT

U8000
NB8P-GS-W-A2
BGA
(5 OF 8)

IFPA_TXC_AK9
IFPA_TXC_L_AJ9
IFPA_TXD0_L_AH6
IFPA_TXD0_L_AJ6
IFPA_TXD1_AH8
IFPA_TXD1_L_AJ8
IFPA_TXD2_L_AH7
IFPA_TXD2_L_AJ7
IFPA_TXD3_L_AH5
IFPA_TXD3_L_AJ5

LVDS L CLK P
LVDS L CLK N
LVDS L DATA P<0>
LVDS L DATA N<0>
LVDS L DATA P<1>
LVDS L DATA N<1>
LVDS L DATA P<2>
LVDS L DATA N<2>
NC LVDS L DATAP<3>
NC LVDS L DATAN<3>

IFPB_TXC_AK4
IFPB_TXC_L_AL4
IFPB_TXD4_L_AH6
IFPB_TXD4_L_AL6
IFPB_TXD5_L_AH7
IFPB_TXD5_L_AL7
IFPB_TXD6_L_AH5
IFPB_TXD6_L_AL5
IFPB_TXD7_L_AH8
IFPB_TXD7_L_AL8

LVDS U CLK P
LVDS U CLK N
LVDS U DATA P<0>
LVDS U DATA N<0>
LVDS U DATA P<1>
LVDS U DATA N<1>
LVDS U DATA P<2>
LVDS U DATA N<2>
NC LVDS U DATAP<3>
NC LVDS U DATAN<3>

IFPC_TXC_AK2
IFPC_TXC_L_AM3
IFPC_TXD0_L_AE2
IFPC_TXD0_L_AE1
IFPC_TXD1_L_AF1
IFPC_TXD1_L_AF2
IFPC_TXD2_L_AG1
IFPC_TXD2_L_AH1

TMDS CLK P
TMDS CLK N
TMDS DATA P<0>
TMDS DATA N<0>
TMDS DATA P<1>
TMDS DATA N<1>
TMDS DATA P<2>
TMDS DATA N<2>

IFPD_TXC_AG3
IFPD_TXC_L_AH2
IFPD_TXD4_L_AK1
IFPD_TXD4_L_AJ1
IFPD_TXD5_L_AL2
IFPD_TXD5_L_AL1
IFPD_TXD6_L_AJ2
IFPD_TXD6_L_AJ3

NC GPU IFPD CLK P
NC GPU IFPD CLK N
TMDS DATA P<3>
TMDS DATA N<3>
TMDS DATA P<4>
TMDS DATA N<4>
TMDS DATA P<5>
TMDS DATA N<5>

DACA_RED_AH11
DACA_GREEN_AJ12
DACA_BLUE_AH12

GPU VGA R
GPU VGA G
GPU VGA B

DACA_HSYNC_AF10
DACA_VSYNC_AK10

GPU VGA HSYNC
GPU VGA VSYNC

DACB_RED_R6
DACB_GREEN_T5
DACB_BLUE_T6

GPU TV C
GPU TV Y
GPU TV COMP

DACC_RED_AF6
DACC_GREEN_AG6
DACC_BLUE_AE5

NC GPU CSYNC
NC GPU R2
NC GPU G2
NC GPU B2

DACC_HSYNC_AG7
DACC_VSYNC_AG5

NC GPU H2SYNC
NC GPU V2SYNC

Composite/S-Video VGA Component

C R Pr
Y G Y
Comp B Pb

NV G84M Video Interfaces

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	A.0.0
SCALE	SHT	OF
NONE	74	92




Other VID states may not be valid

BOM GROUP	BOM OPTIONS
GPUVID_1P23V	GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_1P13V	GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_0
GPUVID_1P05V	GPUVID3_1, GPUVID2_0, GPUVID1_0, GPUVID0_1

NOTICE OF PROPRIETARY PROPERTY

SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 75	OF 92





LVDS Display Connector

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 76	OF 92

Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




Page Notes


Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



1.8V Frame Buffer Regulator



1.8V FB Power Supply

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE		SHT	OF
NONE		79	92





Project Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
	SCALE NONE	SHT 81	OF 92



LCD Backlight Support

SYNC_MASTER=M87_LI0

SYNC_DATE=12/06/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	A.0.0
SCALE	SHT	82	OF 92
NONE			

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB _{min} COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer.
Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB BRSY L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
	FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
	FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
	FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
	FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DTNV L<0>	7 10 14
	FSB_DSTR0	FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L P<0>	7 10 14
		FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L N<0>	7 10 14
	FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
	FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DTNV L<1>	7 10 14
	FSB_DSTR1	FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L P<1>	7 10 14
		FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L N<1>	7 10 14
	FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
	FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DTNV L<2>	7 10 14
	FSB_DSTR2	FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L P<2>	7 10 14
		FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L N<2>	7 10 14
	FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
	FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DTNV L<3>	7 10 14
	FSB_DSTR3	FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L P<3>	7 10 14
		FSB_DSTRB_55S	FSB_DSTRB	FSB DSTRB L N<3>	7 10 14
	FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
	FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
	FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
	FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
	FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
	CPU_IERR_L	CPU_55S		CPU IERR L	10
	CPU_FERR_L	CPU_55S		CPU FERR L	10 23
	CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	10 46 59
	CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
	CPU_FROM_SB	CPU_55S		CPU INTR	10 23
	CPU_FROM_SB	CPU_55S		CPU NMI	10 23
	CPU_FROM_SB	CPU_55S		CPU A20M L	10 23
	CPU_FROM_SB	CPU_55S		CPU DPSLP L	7 10 23
	CPU_FROM_SB	CPU_55S		CPU IGNE L	10 23
	CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
	CPU_FROM_SB	CPU_55S		CPU SMT L	10 23
	CPU_FROM_SB	CPU_55S		CPU STPCLK L	7 10 23
	PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L	10 16 23 46
	FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
	PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	7 16 25 59
	(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	7 59
	CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
	(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
	CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
	(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
	CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
	(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
	CPU DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	7 10 16 23
	CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
	CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
	CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
	CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
	CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
	XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
	XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
	XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
	XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
	XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
	XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
	XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
		CLK_FSB_100D	CLK_FSB	XDP CLK_P	13 29 30 88
		CLK_FSB_100D	CLK_FSB	XDP CLK_N	13 29 30 88
	(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
		CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
		CPU_55S	CPU_2T01	IMVP6_VID<6..0>	7 12 59
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	11 59
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	11 59
		CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	59
		CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	59

CPU/FSB Constraints	
SYNC_MASTER=T9_NOME	SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7431		A.0.0
	SCALE	SHT	OF	
	NONE	83	92	

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	16 31
	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	16 31
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	16 31 33
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<1..0>	16 31 33
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS_L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS_L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE_L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	17 31
	MEM_85D	MEM_DQS	MEM_A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	16 32
	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	16 32
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	16 32 33
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<3..2>	16 32 33
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS_L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS_L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE_L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	17 32
	MEM_85D	MEM_DQS	MEM_B DQS N<7>	17 32

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7431 REV. A.0.0

SCALE NONE SHT 85 OF 92

8

7

6

5

4

3

2

1

Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
IDF_PDD	IDF_55S	IDF	IDF_PDD<15...0>
IDF_PDA	IDF_55S	IDF	IDF_PDA<2...0>
IDF_PDCS	IDF_55S	IDF	IDF_PDCS1_L
IDF_PDCS	IDF_55S	IDF	IDF_PDCS3_L
IDF_CN1L	IDF_55S	IDF	IDF_PDIOW_L
IDF_PD1OR_L	IDF_55S	IDF	IDF_PD1OR_L
IDF_CN1L	IDF_55S	IDF	IDF_PDDACK_L
IDF_CN1I	IDF_55S	IDF	IDF_PDDRQ0
IDF_PD1ORDY	IDF_55S	IDF	IDF_PD1ORDY
IDF_TRQ14	IDF_55S	IDF	IDF_TRQ14
IDF_RST_I	IDF_55S	IDF	ODD_RST_5VTOL_L
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P
	SATA_100D	SATA	SATA_A_R2D_C_N
	SATA_100D	SATA	SATA_A_R2D_P
	SATA_100D	SATA	SATA_A_R2D_N
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P
	SATA_100D	SATA	SATA_A_D2R_N
	SATA_100D	SATA	SATA_A_D2R_C_P
	SATA_100D	SATA	SATA_A_D2R_C_N
SATA_B_R2D	SATA_100D	SATA	TP_SATA_B_R2DP
	SATA_100D	SATA	TP_SATA_B_R2DN
	SATA_100D	SATA	SATA_B_R2D_P
	SATA_100D	SATA	SATA_B_R2D_N
SATA_B_D2R	SATA_100D	SATA	TP_SATA_B_D2RP
	SATA_100D	SATA	TP_SATA_B_D2RN
	SATA_100D	SATA	SATA_B_D2R_C_P
	SATA_100D	SATA	SATA_B_D2R_C_N
SATA_C_R2D	SATA_100D	SATA	TP_SATA_C_R2DP
	SATA_100D	SATA	TP_SATA_C_R2DN
	SATA_100D	SATA	SATA_C_R2D_P
	SATA_100D	SATA	SATA_C_R2D_N
SATA_C_D2R	SATA_100D	SATA	TP_SATA_C_D2RP
	SATA_100D	SATA	TP_SATA_C_D2RN
	SATA_100D	SATA	SATA_C_D2R_C_P
	SATA_100D	SATA	SATA_C_D2R_C_N
SATA_RB1AS	SATA_55S		SATA_RB1AS
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
	HDA_55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
	HDA_55S	HDA	HDA_SYNC_R
HDA_RST_I	HDA_55S	HDA	HDA_RST_L
	HDA_55S	HDA	HDA_RST_L_R
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
	HDA_55S	HDA	HDA_SDIN_CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
	HDA_55S	HDA	HDA_SDOUT_R
USB_EXT_A	USB_90D	USB	USB_EXT_A_P
	USB_90D	USB	USB_EXT_A_N
	USB_90D	USB	USB_EXT_A_MUXED_P
	USB_90D	USB	USB_EXT_A_MUXED_N
USB_MINI_T	USB_90D	USB	USB_MINI_P
	USB_90D	USB	USB_MINI_N
USB_EXT_D	USB_90D	USB	TP_USB_EXTDP
	USB_90D	USB	TP_USB_EXTDN
USB_CAMERA	USB_90D	USB	USB_CAMERA_P
	USB_90D	USB	USB_CAMERA_N
USB_BT	USB_90D	USB	USB_BT_P
	USB_90D	USB	USB_BT_N
USB_TPAD	USB_90D	USB	USB_TPAD_P
	USB_90D	USB	USB_TPAD_N
USB_TR	USB_90D	USB	USB_IR_P
	USB_90D	USB	USB_IR_N
USB_EXT_B	USB_90D	USB	USB_EXTB_P
	USB_90D	USB	USB_EXTB_N
USB_EXCARD	USB_90D	USB	USB_EXCARD_P
	USB_90D	USB	USB_EXCARD_N
USB_EXTC	USB_90D	USB	USB_EXTC_P
	USB_90D	USB	USB_EXTC_N
USB_RB1AS	USB_60S		USB_RB1AS
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R
	SPI_55S	SPI	SPI_SCLK
	SPI_55S	SPI	SPI_A_SCLK_R
	SPI_55S	SPI	SPI_B_SCLK_R
SPI_SI	SPI_55S	SPI	SPI_SI_R
	SPI_55S	SPI	SPI_SI
	SPI_55S	SPI	SPI_A_SI_R
	SPI_55S	SPI	SPI_B_SI_R
SPI_SO	SPI_55S	SPI	SPI_SO
	SPI_55S	SPI	SPI_A_SO_R
	SPI_55S	SPI	SPI_B_SO
	SPI_55S	SPI	SPI_B_SO_R
SPI_CE_I0	SPI_55S	SPI	SPI_CE_R_L<0>
	SPI_55S	SPI	SPI_CE_L<0>
SPI_CE_I1	SPI_55S	SPI	SPI_CE_R_L<1>
	SPI_55S	SPI	SPI_CE_L<1>

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7431	REV. A.0.0
SCALE NONE	SHT 86	OF 92



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

REV.	
------	--

SCALE

SHT	86
-----	----

OF 22



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

REV.	
------	--

SCALE

SHT	86
-----	----

OF 22

87654321

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI_PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 38
PCI_CNT1	PCI_55S	PCI	PCI_IRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_DEVSEL_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	24
PCI_CNT1	PCI_55S	PCI	PCI_SERR_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_STOP_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_TRDY_L	24 38
PCI_CNT1	PCI_55S	PCI	PCI_FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	7 24 38 47
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	24
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	24
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	24
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	24
INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L	24
INT_PIRQB_L	PCI_55S	PCI	INT_PIRQB_L	24
INT_PIRQC_L	PCI_55S	PCI	INT_PIRQC_L	24
INT_PIRQD_L	PCI_55S	PCI	INT_PIRQD_L	24 38
INT_PIRQF_L	PCI_55S	PCI	INT_PIRQF_L	24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE_A_R2D_C_P	
	PCIE_100D	PCIE	PCIE_A_R2D_C_N	
PCIE_A_D2R	PCIE_100D	PCIE	PCIE_A_D2R_P	
	PCIE_100D	PCIE	PCIE_A_D2R_N	
PCIE_B_R2D	PCIE_100D	PCIE	PCIE_B_R2D_C_P	
	PCIE_100D	PCIE	PCIE_B_R2D_C_N	
PCIE_B_D2R	PCIE_100D	PCIE	PCIE_B_D2R_P	
	PCIE_100D	PCIE	PCIE_B_D2R_N	
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_P	24 34
	PCIE_100D	PCIE	PCIE_EXCARD_R2D_C_N	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE_EXCARD_D2R_P	24 34
	PCIE_100D	PCIE	PCIE_EXCARD_D2R_N	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE_FW_R2D_C_P	
	PCIE_100D	PCIE	PCIE_FW_R2D_C_N	
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE_FW_D2R_P	
	PCIE_100D	PCIE	PCIE_FW_D2R_N	
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCIE_100D	PCIE	PCIE_MINI_R2D_C_N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE_MINI_D2R_P	24 34
	PCIE_100D	PCIE	PCIE_MINI_D2R_N	24 34
GLAN_COMP			GLAN_COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE_ENET_R2D_C_P	24 35
	PCIE_100D	PCIE	PCIE_ENET_R2D_C_N	24 35
	PCIE_100D	PCIE	PCIE_ENET_R2D_P	35
	PCIE_100D	PCIE	PCIE_ENET_R2D_N	35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE_ENET_D2R_P	24 35
	PCIE_100D	PCIE	PCIE_ENET_D2R_N	24 35
	PCIE_100D	PCIE	PCIE_ENET_D2R_C_P	35
	PCIE_100D	PCIE	PCIE_ENET_D2R_C_N	35
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<0>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<1>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<2>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3>	35 37
	ENET_100D	ENET_MDI	ENET_MDI_N<3>	35 37

87654321

SB Constraints (2 of 2)

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7431 REV. A.0.0

SCALE NONE SHT 87 OF 92

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CK505_CPU1	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	7 10 29 30 88
	CK505_CPU1	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	7 10 29 30 88
	CK505_NB	CLK_FSB_100D	CLK_FSB	FSB CLK NB P	7 14 29 30 88
	CK505_NB	CLK_FSB_100D	CLK_FSB	FSB CLK NB N	7 14 29 30 88
	CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 83 88
	CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 83 88
	CK505_PCFI0	CLK_MED_55S	CLK_MED	CK505 PCIF0 CLK ITPEN	29 30
	CK505_PCFI1	CLK_MED_55S	CLK_MED	CK505 PCIF1 CLK	29 30
	CK505_PCI1	CLK_MED_55S	CLK_MED	CK505 PCI1 CLK	29 30
	CK505_PCI2	CLK_MED_55S	CLK_MED	TP CK505 PCI2 CLK	29 30
	CK505_PCI3	CLK_MED_55S	CLK_MED	CK505 PCI3 CLK	29 30
	CK505_PCI4	CLK_MED_55S	CLK_MED	TP CK505 PCI4 CLK	29 30
	CK505_PCI5	CLK_MED_55S	CLK_MED	CK505 PCI5 CLK FCTSEL	29 30
	(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505 48M FSA	29 30
	(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505 REF0 FSC	29 30
	CK505_DOT96	CLK_PCFIE_100D	CLK_PCFIE	CK505 CLK27M	29 30
		CLK_PCFIE_100D	CLK_PCFIE	CK505 CLK27M SS	29 30
	CK505_LVDS	CLK_PCFIE_100D	CLK_PCFIE	TP_NB_CLK100M_DPLLSS_P	29 30
		CLK_PCFIE_100D	CLK_PCFIE	TP_NB_CLK100M_DPLLSS_N	29 30
	CK505_SRC1	CLK_PCFIE_100D	CLK_PCFIE	PEG_CLK100M_GPU_P	9 29 30 67 88
		CLK_PCFIE_100D	CLK_PCFIE	PEG_CLK100M_GPU_N	9 29 30 67 88
	CK505_SRC2	CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_DMI_P	24 29 30 88
		CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_DMI_N	24 29 30 88
	CK505_SRC3	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_EXCARD_P	29 30 34 88
		CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_EXCARD_N	29 30 34 88
	CK505_SRC4	CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_SATA_P	23 29 30 88
		CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_SATA_N	23 29 30 88
	CK505_SRC5	CLK_PCFIE_100D	CLK_PCFIE	NB_CLK100M_PCFIE_P	7 16 29 30 88
		CLK_PCFIE_100D	CLK_PCFIE	NB_CLK100M_PCFIE_N	7 16 29 30 88
	CK505_SRC6	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_MINI_P	29 30 34 88
		CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_MINI_N	29 30 34 88
	CK505_SRC7	CLK_PCFIE_100D	CLK_PCFIE	TP_PCFIE_CLK100M_SRC7P	29 30
		CLK_PCFIE_100D	CLK_PCFIE	TP_PCFIE_CLK100M_SRC7N	29 30
	CK505_SRC8	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_ENET_P	29 30 35 88
		CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_ENET_N	29 30 35 88
					
	(CK505_CPU1)	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	7 10 29 30 88
	(CK505_CPU1)	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	7 10 29 30 88
	(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB CLK NB P	7 14 29 30 88
	(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB CLK NB N	7 14 29 30 88
	(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 83 88
	(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 83 88
	(CK505_PCFI0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 47
	(CK505_PCFI1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	24 30
	(CK505_PCI1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	30 38
	(CK505_PCI2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
	(CK505_PCI3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	30 45
				CK505 PCI4 is project-specific	
				CK505 PCI5 is project-specific	
	(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	25 30
	(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	25 30
					
	(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505 FSA	30
	(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505 FSC	30
					
	(CK505_DOT96)	CRT_50S	GND	NB_CLK96M_DOT_P	
	(CK505_DOT96)	CRT_50S	GND	NB_CLK96M_DOT_N	
	(CK505_LVDS)	CRT_50S	GND	NB_CLK100M_DPLLSS_P	
	(CK505_LVDS)	CRT_50S	GND	NB_CLK100M_DPLLSS_N	
	(CK505_SRC1)	CLK_PCFIE_100D	CLK_PCFIE	PEG_CLK100M_GPU_P	9 29 30 67 88
	(CK505_SRC1)	CLK_PCFIE_100D	CLK_PCFIE	PEG_CLK100M_GPU_N	9 29 30 67 88
	(CK505_SRC2)	CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_DMI_P	24 29 30 88
	(CK505_SRC2)	CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_DMI_N	24 29 30 88
	(CK505_SRC3)	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_EXCARD_P	29 30 34 88
	(CK505_SRC3)	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_EXCARD_N	29 30 34 88
	(CK505_SRC4)	CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_SATA_P	23 29 30 88
	(CK505_SRC4)	CLK_PCFIE_100D	CLK_PCFIE	SB_CLK100M_SATA_N	23 29 30 88
	(CK505_SRC5)	CLK_PCFIE_100D	CLK_PCFIE	NB_CLK100M_PCFIE_P	7 16 29 30 88
	(CK505_SRC5)	CLK_PCFIE_100D	CLK_PCFIE	NB_CLK100M_PCFIE_N	7 16 29 30 88
	(CK505_SRC6)	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_MINI_P	29 30 34 88
	(CK505_SRC6)	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_MINI_N	29 30 34 88
					
				CK505 SRC7 is project-specific	
	(CK505_SRC8)	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_ENET_P	29 30 35 88
	(CK505_SRC8)	CLK_PCFIE_100D	CLK_PCFIE	PCIE_CLK100M_ENET_N	29 30 35 88

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SMBUS_SMC_A_S3_SCL	SMB_55S	SMBR	SMBUS_SMC_A_S3_SCL34 45 48 51 81
	SMBUS_SMC_A_S3_SDA	SMB_55S	SMBR	SMBUS_SMC_A_S3_SDA34 45 48 51 81
	SMBUS_SMC_B_S0_SCL	SMB_55S	SMBR	SMBUS_SMC_B_S0_SCL45 48
	SMBUS_SMC_B_S0_SDA	SMB_55S	SMBR	SMBUS_SMC_B_S0_SDA45 48
	SMBUS_SMC_0_S0_SCL	SMB_55S	SMBR	SMBUS_SMC_0_S0_SCL51 55
	SMBUS_SMC_0_S0_SDA	SMB_55S	SMBR	SMBUS_SMC_0_S0_SDA45 48 51 74
	SMBUS_SMC_BSA_SCL	SMB_55S	SMBR	SMBUS_SMC_BSA_SCL45 48 51 74
	SMBUS_SMC_BSA_SDA	SMB_55S	SMBR	SMBUS_SMC_BSA_SDA7 45 48 57
	SMBUS_SMC_MGMT_SCL	SMB_55S	SMBR	SMBUS_SMC_MGMT_SCL7 45 48 55
	SMBUS_SMC_MGMT_SDA	SMB_55S	SMBR	SMBUS_SMC_MGMT_SDA45 48 55

Clock & SMC Constraints

SYNC_MASTER=M87_MLB SYNC_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
D	051-7

EV.	
A.0.0	

SCALE	
NONE	

85

OF 92

8		7		6		5		4		3		2		1	
M75 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS				BOARD AREAS				BOARD UNITS (ALL OF MM)		ALLEGRO VERSION					
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM		15.5.1					
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	=55_OHM_SE		=55_OHM_SE		30 MM		0 MM		0 MM			
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.100 MM		0.100 MM									
55_OHM_SE		ISL2, ISL11	Y	0.250 MM		0.076 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.125 MM		0.125 MM									
50_OHM_SE		*	Y	0.090 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
46_OHM_SE		TOP, BOTTOM	Y	0.126 MM		0.126 MM									
46_OHM_SE		*	Y	0.100 MM		0.100 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
45_OHM_SE		TOP, BOTTOM	Y	0.150 MM		0.150 MM									
45_OHM_SE		*	Y	0.105 MM		0.105 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.185 MM		0.185 MM									
40_OHM_SE		*	Y	0.131 MM		0.131 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM		0.335 MM									
27P4_OHM_SE		*	Y	0.240 MM		0.240 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
80_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
85_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL2, ISL11	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M87_MLB

SYNC_DATE=10/03/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7431

REV.

A.0.0

SCALE

NONE

SHT

92

OF

92