

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K36C MLB SCHEMATIC

APR/10/2009

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
02		691395	ENGINEERING RELEASED	04/09/09	?


Page	(, csa)	Contents	Date
1	1	Table of Contents	08/22/2007
2	2	System Block Diagram	08/17/2008
3	3	Power Block Diagram	08/17/2008
4	4	CONFIGURATION OPTIONS	08/17/2008
5	5	Revision History	
6	6	JTAG Scan Chain	08/17/2008
7	7	FUNC TEST	08/17/2008
8	8	Power Aliases	
9	9	SIGNAL ALIAS	
10	10	CPU FSB	08/18/2008
11	11	CPU Power & Ground	08/17/2008
12	12	CPU Decoupling	
13	13	extended Debug Port(MiniXDP)	01/08/2008
14	14	MCP CPU Interface	08/17/2008
15	15	MCP Memory Interface	08/17/2008
16	16	MCP Memory Misc	08/17/2008
17	17	MCP PCIe Interfaces	08/17/2008
18	18	MCP Ethernet & Graphics	08/17/2008
19	19	MCP PCI & LPC	08/17/2008
20	20	MCP SATA & USB	08/17/2008
21	21	MCP HDA & MISC	08/17/2008
22	22	MCP Power & Ground	08/17/2008
23	24	MCP79 A01 Silicon Support	08/17/2008
24	25	MCP Standard Decoupling	08/17/2008
25	26	MCP Graphics Support	08/17/2008
26	28	SB Misc	08/17/2008
27	29	FSB/DDR2 VREF MARGINING	08/17/2008
28	31	DDR2 SO-DIMM Connector A	08/17/2008
29	32	DDR2 SO-DIMM Connector B	08/17/2008
30	33	Memory Active Termination	08/17/2008
31	34	Right Clutch Connector	08/17/2008
32	37	Ethernet PHY (RTL8211CL)	03/20/2008
33	38	Ethernet & AirPort Support	04/04/2008
34	39	ETHERNET CONNECTOR	04/04/2008
35	41	FireWire LLC/PHY(FW643E)	08/17/2008
36	42	FireWire Port Power	08/17/2008
37	43	FireWire Ports	(MASTER)

Page	Contents	Date
38	SATA Connectors	08/17/2008
39	External USB Connectors	08/17/2008
40	Front Flex Support	07/17/2008
41	SMC	08/17/2008
42	SMC Support	08/17/2008
43	LPC+SPI Debug Connector	08/17/2008
44	SMBUS CONNECTIONS	08/17/2008
45	VOLTAGE SENSING	08/17/2008
46	Current Sensing	08/17/2008
47	Thermal Sensors	08/17/2008
48	Fan	08/17/2008
49	GEYSER	08/17/2008
50	SMS	08/17/2008
51	SPI ROM	08/17/2008
52	AUDIO: CODEC	08/29/2008
53	AUDIO: SPEAKER AMP	08/29/2008
54	AUDIO: JACK	08/29/2008
55	AUDIO: JACK TRANSLATORS	08/29/2008
56	DC-In & Battery Connectors	08/17/2008
57	PBUS Supply/Battery Charger	08/17/2008
58	5V/3.3V SUPPLY	08/17/2008
59	1.8V/0.9V DDR2 SUPPLY	08/17/2008
60	IMVP6 CPU VCore Regulator	08/17/2008
61	MCP VCORE REGULATOR	08/17/2008
62	CPU VTT(1.05V) SUPPLY	08/17/2008
63	MISC POWER SUPPLIES	08/17/2008
64	POWER SEQUENCING	08/17/2008
65	POWER FETS	08/17/2008
66	INVERTER, LVDS	08/17/2008
67	TMD5 ALIASES	08/17/2008
68	MINI-DVI CONNECTOR	08/17/2008
69	CPU/FSB Constraints	08/17/2008
70	Memory Constraints	08/17/2008
71	MCP Constraints 1	08/17/2008
72	MCP Constraints 2	08/17/2008
73	Ethernet Constraints	08/17/2008
74	FireWire Constraints	08/17/2008
75	SMC Constraints	08/17/2008
76	K36B RULE DEFINITIONS	08/17/2008

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8089	1	SCHEM, MLB, K36C	SCH	CRITICAL	
820-2496	1	PCBF, MLB, K36B	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING	METRIC				 APPLE INC.			
					NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
	DRAFTER		DESIGN CK		TITLE SCHEM, MLB, K36C			
	ENG APPD		MFG APPD					
QA APPD		DESIGNER						
RELEASE		SCALE NONE						
 THIRD ANGLE PROJECTION	MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-8089		REV. 02		
				SHT 1 OF 109				



System Block Diagram

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 2	OF 109

	8	7	6	5	4	3	2	1																																																																								
D	Revision History *****2008/08/21***** PAGE 61: - U7500 PIN V5DRV1 LINK TO PP5V_S0_MCPREG_VCC. - U7500 PIN TONSEL LINK TO GND DIRECTLY. PAGE 64: - R7859 CHANGE TO 100 OHM. - R7879 CHANGE TO 100K OHM. PAGE 65: - DELETE 1.05V S0 FET CIRCUIT. PAGE 57: - R7011 CHANGE TO 9.31K OHM, 1% *****2008/08/22***** PAGE 7: - ADD SMC_EXCARD_PWR_EN TEST_POINT PAGE 8: - ADD =PP3V42_G3H_RTC_D LINK TO =PP3V42_G3H_REG PAGE 14: - R1410 CHANGE TO 49.9 OHM - CHANGE R1440 TO 150_5% AND NO STUFF PAGE 26: - R2872 CHANGE TO 00HM - RTC FOLLOW M97 DESIGN AND USE SUPERCAP SOLUTION - MCP S0 PWRGD FOLLOW M97 DESIGN PAGE 29: - PULL R3240 DOWN TO GND. PULL R3241 HIGH PAGE 32,33,34 - FOLLOW M97 DESIGN PAGE 39: - D4600/D4601/PIN-6 CONNECT TO USB VBUS (FOLLOW M97D) PAGE 44: - R5270/R5271 = 1K (FOLLOW M97D) - R5280/R5281 = 1K (FOLLOW M97D) PAGE 68: - CHANGE C9411, C9412 TO 220PF - CHANGE R9462, R9463 TO 2.7KOHM - ADD C9480 0.1UF_16V_0402 FROM GND_CHASSIS_TMDS_DOWN TO GND - CHANGE R9460,R9461 TO 00HM, - CHANG C9442 AND C9443 TO 47PF *****2008/08/23***** MODIFY ALL NOSTUFF TO NO STUFF. PAGE 6: - REMOVE ETHERNET CIRCUIT. PAGE 8: - ADD =PP3V3_S5_P3V3ENETFET LINK TO PP3V3_S5 - ADD =PP1V05_ENET_PHY LINK TO PP1V2R1V05_ENET. PAGE 9: - ADD =RTL8211_ENSWRE LINK TO GND. - ADD =PP3V3_ENET_PHY_VDDREG LINK TO TP_PP3V3_ENET_PHY_VDDREG. - ADD =RTL8211_REGOUT LINK TO NC_RTL8211_REGOUT. - =P3V3ENET_EN_L LINK TO PM_SLP_RMGT_L - =P1V05ENET_EN LINK TO PM_SLP_RMGT_L PAGE 10: - CHANGE XDP_TDO_CONN TO XDP_TDO PAGE 13: - XDP FOLLOW M98 DESIGN. CONNECTOR FROM 516S0625 CHANGE TO 998-1571. PLAGE 23: - DELETE R2400-R2413 FOR MCP A01 VERSION. PAGE 31: - REMOVE R3400, R3401 - L3401 FROM NO STUFF CHANGE TO STUFF. PAGE 39 - DELETE R4699. - R4690 FROM NO STUFF CHANGE TO STUFF. PAGE 41: - SMC_NB_DDR_ISENSE CHANGE TO SMC_MCP_DDR_ISENSE - SMC_NB_CORE_ISENSE CHANGE TO SMC_MCP_CORE_ISENSE PAGE 46: - SMC_NB_DDR_ISENSE CHANGE TO SMC_MCP_DDR_ISENSE - SMC_NB_CORE_ISENSE CHANGE TO SMC_MCP_CORE_ISENSE - R5417 ADD BOM OPTION FOR NO STUFF - R5416 ADD BOM OPTION FOR NO STUFF PAGE 50: - ADD C5926 (10UF,20%.0603) TO =PP3V3_S3_SMS PAGE 63: - REMOVE USB_PWR_EN_S3 PAGE 66: - REMOVE R9010, R9011 *****2008/08/24***** PAGE 6: - R0602 BOMOPTION FROM JTAG_1DEV CHANGE TO NO STUFF. PAGE 13: - XDP FOLLOW M97 DESIGN. CONNECTOR FROM 998-1571 CHANGE TO 516S0625. PAGE 18: - R1860 AND R1861 CHANGE TO PAGE 68. PAGE 25: - C2504-C2507 FROM 138S0578(402) CHANGE TO 138S0614(402-1) - C2516-C2517 FROM 138S0578(402) CHANGE TO 138S0614(402-1) PAG3 35: - R4150 FROM 118S0343 (0201) CHANGE TO 116S0056(0402) PAGE 58: - C7281, C7241, C7272 FROM 138S0555(603) CHANGE TO 138S0615(603-1) - C7280, C7240 FROM 128S0092(POLY) CHANGE TO 128S0128(POLY-TANT) - C7291, C7292, C7251 FROM 128S0115(POLY,CASE-B2) CHANGE TO 128S0222(POLY,CASE-B2-SM) - Q7260, Q7261 FROM 376S0512 CHANGE TO 376S0652 (H-F) PAGE 59: - Q7320 FROM 376S0512 CHANGE TO 376S0652 (H-F) - Q7321 FROM 376S0511 CHANGE TO 376S0651 (H-F) - C7321 FROM 128S0111(POLY) CHANGE TO 128S0218 (POLY,CASE-D2E-SM) - C7343 FROM 128S0073 CHANGE TO 128S0233. PAGE 60: - XW7400 ADD BOMOPTION OMIT. - Q7400, Q7402 FROM 376S0472 CHANGE TO 376S0617. PAGE 61: - L7500 FROM 152S0869 CHANGE TO 152S0685. - Q7500 FROM 376S0512 CHANGE TO 376S0652. - C7560 FROM 128S0092 CHANGE TO 128S0218. PAGE 62: - Q7620 FROM 376S0512 CHANGE TO 376S0652. - C7601 FROM 138S0578 CHANGE TO 138S0614.																																																																															
C	*****2008/08/25***** CHANGE CSA BASE ON WILL’S SUGGESTION. PAGE 9: - ADD GMUX_JTAG_TMS AND GMUX_JTAG_TDI IN MISC NC MCP79 ALIASES. PAGE 18: - NETNAME ENET_INTR_L CHANGE TO TP_ENET_INTR_L. - ENET_PWRDWN_L CHANGE TO TP_ENET_PWRDWN_L PAGE 19: - DELETE R1987,R1988,R1995,R1970,R1971,R1972,R1973,R1996,R1997,R1998,R1999,R1978,R1979 (FOLLOW M97 DESIGN). - NET DPMUX_LOWPWR_L SYNC M97 NETNAME AUD_IPHS_SWITCH_EN - NET LVDSMUX_SEL_IG_L SYNC M97 NETNAME - NET DPMUX_SEL_IG_L SYNC M97 NETNAME PAGE 28: - REMOVE NET DIMM_OVERTEMPA_L PAGE 29: - REMOVE NET DIMM_OVERTEMPA_L PAGE 42: - ADD SMC_EXCARD_PWR_EN TO TP_SMC_EXCARD_PWR_EN - ADD SMC_RSTGATE_L TO TP_SMC_RSTGATE_L - ADD ALS_GAIN TO NC_ALS_GAIN - ADD ESTARLDO_EN TO NC_ESTARLDO_EN - ADD SMC_ANALOG_ID TO NC_SMC_ANALOG_ID - ADD SMC_SYS_KBDLED TO NC_SMC_SYS_KBDLED - ADD R5054 10KOHM LINK SMC_GPU_ISENSE PULL DOWN TO GND. - ADD R5055 10KOHM LINK SMC_NB_MISC_ISENSE PULL DOWN TO GND. PAGE 43: - R5142 CHANGE TO NO STUFF. PAGE 46: - R5416 CHANGE TO 4.53K AND DELETE BOM OPTION. - R5417 CHANGE TO 4.53K AND DELETE BOM OPTION. - R5418 CHANGE TO 4.53K AND DELETE BOM OPTION. PAGE 57: - NETNAME FROM CHGR LOWCURRENT REF CHANGE TO CHGR_LOWCURRENT_REF - NETNAME FROM CHGR LOWCURRENT GATE CHANGE TO CHGR_LOWCURRENT_GATE PAGE : - REMOVE R7884 AND C7884 PAGE 66: - REMOVE J9001 PIN 20 AND PIN21 NET. *****2008/09/02***** PAGE 45: - CHANGE ODD CONNECTOR FROM 516S0720 TO 516S0719 *****2008/09/27***** PAGE 9: - ADD STANDOFF 860-0964 X 4 - ADD STANDOFF 860-0723 X 1 - ADD STANDOFF 860-0749 X 1 PAGE 29: - REMOVE BOMOPTION TABLE OF R2903/R2905/R2909/R2911 PAGE 66: - C6601/C6603 CHANGE TO APN 128S0135, and REMOVE BOMOPTION OMIT - C6605 CHANGE TO APN 128s0148, HF APN 128s0221, and REMOVE BOMOPTION OMIT PAGE 68: - C6830/C6831 CHANGE TO APN 128S0220, and REMOVE BOMOPTION OMIT PAGE 72: - R7272 CHANGE FROM 57.6K 1%(114s0389) TO 75K 1%(114s0399) *****2008/10/20***** PAGE 29: - ADD R2903/R2905 BOMOTION AND CHANGE VALUE TO 200 OHM PAGE 50: - REMOVE ALT TABLE PAGE 74: - REMOVE ALT TABLE PAGE 94: - REMOVE K36 BOM OPTION TABLE AND ALT TABLE *****2008/10/22***** PAGE 12: - C1200 ~ C1219 CHANGE TO 138S0580 PAGE 28: - C2870 CHANGE TO 138S0614 PAGE 37: - ADD R3731 (116s0026 22 ohm 5% 0402) FOR EMI 125MHZ NOISE - TP_RTL8211_CLK125 CHANGE TO RTL8211_CLK125 PAGE 48: - C4803 CHANGE TO 138S0614 PAGE 66: - C6605 CHANGE TO HF APN 128S0221 PAGE 70: - C7040/C7041/C7047 CHANGE TO 138S0614 PAGE 90: - L9002 CHANGE TO 116S0004(0ohm,5%,0402) - C9003 CHANGE TO 116S0004(0ohm,5%,0402) *****2008/10/24***** PAGE 19: - R1950/R1951/R1952/1953 CHANGE TO 116s0004 (0 OHM,5%,0402) PAGE 28: - R2825/R2826 CHANGE TO 116s0004 (0 OHM,5%,0402) PAGE 34: - J3400 516S0635 CHANGE TO HF APN 516S0729 PAGE 52: - ADD C5250/C5251/C5270/C5271/C5260/C5261/C5280/C5281 131S1104 (22pF,5%,0402) NO STUFF - TEXT "ALS" CHANGE TO "MINI-PCIE" - I2C_ALS_SCL CHANGE TO I2C_MINI_PCIE_SCL - I2C_ALS_SDA CHANGE TO I2C_MINI_PCIE_SDA PAGE 67: - J6700 514-0604 CHANGE TO HF APN 514-0521 - J6750 514-0603 CHANGE TO HF APN 514-0519 PAGE 69: - J6950 516S0620 CHANGE TO HF APN 516S0735 *****2008/10/25***** PAGE 52: - STUFF C5250/C5251/C5270/C5271/C5260/C5261/C5280/C5281 *****2008/10/28***** PAGE 34: - J3400 516S0729 CHANGE TO 516S0635 *****2008/10/30***** PAGE 69: - J6950 516S0735 CHANGE TO 516S0620																																																																															
B	*****2008/10/31***** PAGE 41: - U4100 CHANGE FROM 338S0523 TO 338S0654 *****2008/11/01***** PAGE 4: - BOM change U1400 CHANGE FROM 338S0678 TO 338S0702 *****2008/11/05***** PAGE 62: - C6210 CHANGE FROM 127S0062 TO 127S0108 PAGE 68: - C6832, C6833 CHANGE FROM 127S0062 TO 127S0108 PAGE 45: - DELETE L4502, NET SATA_HDD_D2R_UF_P / SATA_HDD_D2R_UF_N - L4501 / F14520 / FL4525 CHANGE FROM 155S0303 TO 155S0371 PAGE 102: - DELETE PHYSICAL/SPACING SETTING OF SATA_HDD_D2R_UF_P / SATA_HDD_D2R_UF_N *****2008/11/06***** - U5413 CHANGE FROM 353S1432 TO 353S2220 - R7417 CHANGE FROM 5.36K(114S0289) TO 4.42K(114S0280) *****2008/11/12***** - U1000 CHANGE FROM 373S3646 TO 373S3702 *****2008/11/19***** - J6950 CHANGE FROM 516S0620 TO 516S0735 - J9401 CHANGE FROM 514-0517 TO 514-0665 - J6750 CHANGE FROM 514-0519 TO 514-0666 - J6700 CHANGE FROM 514-0521 TO 514-0667 - J3900 CHANGE FROM 514-0523 TO 514-0668 - J4600, J4601 CHANGE FROM 514-0527 TO 514-0669 - U3700 CHANGE FROM 338S0570 TO 338S0694 *****2008/11/26***** - PAGE 61 NOTE : CORRECT REFERENCE TO R5164 AND R5144 - J3400 CHANGE TO 516S0729 *****2008/12/12***** - R5144 and R5164 changed to 10K 5% 0402 (116S0090) *****2008/12/17***** - U4900 symbol update *****2008/12/20***** - R5156, R5157, R5158 change from 0 to 33 ohm, 5%, 0402(116s0030)																																																																															
A	<table><tr><td colspan="2"></td><td colspan="2">02</td><td colspan="2"></td><td colspan="2"></td></tr><tr><td colspan="8">SYNC_MASTER=K36B_MLB</td></tr><tr><td colspan="8">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="8">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="8">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="8">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="8">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr><tr><td colspan="2"></td><td colspan="2">SIZE D</td><td colspan="2">DRAWING NUMBER 051-8089</td><td colspan="2">REV. 02</td></tr><tr><td colspan="2"></td><td colspan="2">SCALE NONE</td><td colspan="2">SHT 5</td><td colspan="2">OF 109</td></tr></table>										02						SYNC_MASTER=K36B_MLB								NOTICE OF PROPRIETARY PROPERTY								THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING								I TO MAINTAIN THE DOCUMENT IN CONFIDENCE								II NOT TO REPRODUCE OR COPY IT								III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART										SIZE D		DRAWING NUMBER 051-8089		REV. 02				SCALE NONE		SHT 5		OF 109	
		02																																																																														
SYNC_MASTER=K36B_MLB																																																																																
NOTICE OF PROPRIETARY PROPERTY																																																																																
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																
II NOT TO REPRODUCE OR COPY IT																																																																																
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																
		SIZE D		DRAWING NUMBER 051-8089		REV. 02																																																																										
		SCALE NONE		SHT 5		OF 109																																																																										
	8	7	6	5	4	3	2	1																																																																								



JTAG Scan Chain

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17//2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-8089		02
SCALE		SHT	OF	
NONE		6	109	







SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

CPU Power & Ground

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-8089		02
SCALE		SHT	OF	
NONE		11	109	



SYNC FROM T18

CPU Decoupling			
SYNC_MASTER=K36B_MLB		SYNC_DATE=08/17/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER		REV.
D	051-8889		02
SCALE		SHT	OF
NONE		12	109



D

D


C


C




A

SCALE	
-------	--







MCP PCIe Interfaces

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 17	OF 109



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

TV DAC Disable:

Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

GPIO 57-59 (IF LCD PANEL IS USED):
IN MCP79 THESE PINS HAVE UNDOCUMENTED "PULL HIGH"
(~10K TO 3.3V). TO ENSURE PINS ARE LOW
BY DEFAULT, PULL DOWN(1K OR SRONGER) MUST BE USED

MCP Ethernet & Graphics

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-8089

REV.
02

SCALE
NONE


SHT
18

OF
109



MCP PCI & LPC		
SYNC_MASTER=K36B_MLB		SYNC_DATE=08/17/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 19	OF 109



MCP SATA & USB

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8089	02
SCALE		SHT	OF
NONE		20	109



MCP HDA & MISC		
SYNC_MASTER=K36B_MLB	SYNC_DATE=08/17/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-8889	02
SCALE	SHT	OF
NONE	21	109





MCP79 A01 Silicon Support

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-8089		REV. 02
	SCALE NONE	SHT 24	OF 109	



MCP Standard Decoupling

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT










III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-0089		REV. 02
	SCALE NONE	SHT 25 OF 109		










SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672

MCP Graphics Support		
SYNC_MASTER=K36B_MLB		SYNC_DATE=08/17/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE D	DRAWING NUMBER 051-8089
	SCALE NONE	SHT 26
		OF 109
		REV. 02



SYNC FROM T18
 CHANGE RESET BUTTON TO RESET PADS
 REMOVE UNUSED PCIE RESET SIGNALS
 REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
 CHANGE RTC POWER SOURCE FROM COIN CELL TO SUPER CAPS
 ALIAS MEM_VTT_EN TO =DDRVTT_EN
 CHANGE Y2810 AND U2850 TO SMALLER PARTS



SB Misc	
SYNC_MASTER=K36B_MLB	SYNC_DATE=08/17/2098
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT OF 28 109	

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN AND NO VREFMRGN

Voltage divider resistor values at op-amp outputs not yet finalized.

BOM OPTION TO SELECT VREF SOURCE



FSB/DDR2 VREF MARGINING

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	29	109



Page Notes


Power aliases required by this page:
- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
- =I2C_MEM_SCL
- =I2C_MEM_SDA

BOM options provided by this page:
(NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

DDR2-800

DDR2 SO-DIMM Connector A

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	31	109



Page Notes

Power aliases required by this page:

- =PP1V8_S3_MEM
- =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:


- =I2C_MEM_SCL
- =I2C_MEM_SDA

BOM options provided by this page:


(NONE)

NOTE: This page does not supply VREF.
The reference voltage must be provided by another page.

DDR2 Bypass Caps
(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2-800

DDR2 S0-DIMM Connector B

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 32	OF 109



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-8089

REV.

02

SCALE

NONE

SHT

33

OF

109

D



B

A



C

B

A

SIZE D	DRAWING NUMBER 051-8089	REV. 02
SCALE NONE	SHT OF 34 189	

D

C

B


A

D

C

B

A



Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA

SYNC_DATE=03/20/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-8089

REV. 02

SCALE NONE


SHT 37

OF 109



ETHERNET CONNECTOR		
SYNC_MASTER=SUMA		SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8089	02
SCALE	NONE	SHT	OF
		39	109



FireWire LLC/PHY(FW643E)

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	41	109


Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	42	109



Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps

Configures PHY for:
- 1-port Portable Power Class (0)

Termination

Place close to FireWire PHY

"Snapback" & "Late VG" Protection

Late-VG Protection Power

Cable Power

PORT 1

FireWire Ports

SYNC_MASTER=K36B_MLB SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	43	109

ODD Power Control

NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.

SATA ODD Port

SATA CONNECTOR

SYSTEM (SLEEP) LED FILTER

SATA Connectors

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-0089	02
SCALE	SHT	OF
NONE	45	109



External USB Connectors

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A


D

C

B


A

IR CTRL



CYPRESS 'ENCORE II' USB CONTROLLER

BLUETOOTH



Front Flex Support

SYNC_MASTER=K36B_MLB SYNC_DATE=07/17/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	48	109





LPC+SPI Debug Connector

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8089	02
SCALE		SHT	OF
NONE		51	109



VOLTAGE SENSING		
SYNC_MASTER=K36B_MLB		SYNC_DATE=08/17/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 53	OF 109



Current Sensing

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8089	02
SCALE		SHT	OF
NONE		54	109



Thermal Sensors

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8089	02
SCALE		SHT	OF
NONE		55	109



PLACEMENT NOTE

PLACE L5800, L5801, L5803 NEAR J5800
PLACE C5800, C5810, C5803 NEAR J5800
PLACE D5800 NEAR J5800

GEYSER

GEYSER

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8089	02
SCALE		SHT	OF
NONE		58	109







AUDIO: CODEC

SYNC_MASTER=K36A_MLB

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-8089		02
SCALE		SHT	OF	109
NONE		62		





AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR
APN:518S0392

SPEAKER CONNECTOR
APN:518S0519

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=K36A_MLB SYNC_DATE=08/29/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	67	109



CODEC OUTPUT SIGNAL PATHS

Table with 6 columns: FUNCTION, VOLUME, CONVERTER, PIN COMPLEX, MUTE CONTROL, DET ASSIGNMENT. It lists various audio output functions and their corresponding hardware settings.

CODEC INPUT SIGNAL PATHS

Table with 8 columns: FUNCTION, MIXER, VOLUME, MUTE CONTROL, CONVERTER, PIN COMPLEX, VREF, DET ASSIGNMENT. It lists various audio input functions and their corresponding hardware settings.

HP/LO DE-POP SWITCH

PORT A HP/LO

PORT A DETECT

PORT E DETECT(SPDIF DELEGATE)

PLACE L6800/C6800 CLOSE TO Q6800

MIC INPUT CIRCUITRY

PORT C LI

Line-in (PORT C) DETECT


AUDIO: JACK TRANSLATORS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE, II NOT TO REPRODUCE OR COPY IT, III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.



Table with 3 columns: SIZE, DRAWING NUMBER, REV. It contains drawing information including size 'D', drawing number '051-8089', and revision '02'.



PBUS SUPPLY / BATTERY CHARGER



PBUS Supply/Battery Charger
SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

5V_RT/3.3V POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$




SEPERATED MASTER PG00D FOR BOTH 5V AND 3V3.

5V/3.3V SUPPLY	
SYNC_MASTER=K36B_MLB	SYNC_DATE=08/17/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE D	DRAWING NUMBER 051-8089	REV. 02
SCALE NONE	SHT 72	OF 109

1.8V/0.9V(DDR2) POWER SUPPLY




MAX CURRENT = 12A
PWM FREQ. = 400 KHZ
PUT ONE BULK CAP NEXT TO THE LOAD
=PP1V8_S3_REG

STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

1.8V/0.9V DDR2 SUPPLY
SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 73	OF 109



IMVP6 CPU VCORE REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE2	0.25 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAIS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
CPU_VCCSENSE_P		
CPU_VCCSENSE_N		
IMVP6_RTN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator
SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

A

SIZE D	DRAWING NUMBER 051-8089	REV. 02
SCALE NONE	SHT OF 75 109	

CPUVTT POWER SUPPLY

ROUTING NOTE:
Place XW7600 between Pin 7 and Pin 15 of U7600.

ROUTING NOTE:
Place XW7601 by C7660.

Vout = 0.75V * (1 + Ra / Rb)

Vout = 1.052V
8A max output
F = 400 KHZ


SIZE	DRAWING NUMBER	REV.
D	051-8089	02

APPLE INC.


SCALE: NONE SHT: 76 OF: 109

SIZE D	DRAWING NUMBER 051-8089	REV. 02
SCALE NONE	SHT 76	OF 109


FireWire 1.0V (Core) Supply



MCP 1.05V_S5 AUXC SUPPLY



1.5V S0 SWITCH



MISC POWER SUPPLIES

SYNC_MASTER=K36B_MLB SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-8089

REV. 02

SCALE NONE

SHT 77

OF 109



INVERTER CONNECTOR

LCD + CAMERA CONNECTOR

INVERTER, LVDS
SYNC_MASTER=K36B5MLB DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-8089	REV. 02
	SCALE NONE	SHT 90	OF 109



TMSD ALIASES

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-8089		02
SCALE		SHT	OF	REV.
NONE		93	109	



Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

TMDS(MINI DVI) INTERFACE

Isolation required for DVI power switch

PLACE THE RESISTOR CLOSE TO MCP79 AND THE CAP NEAR J9401

PLACE THE RESISTOR CLOSE TO MCP79 AND THE CAP NEAR THE CONNECTOR

for VG signal trace, we need follow NV's recommendation. So we need change the segment impedance base on NV design guide.
for A segment: 37.5 ohm from MCP to 150 ohm PD res: Top/bottom layer width is 0.18 mm
for B segment: 50 ohm B/W 2 150 PF res. inner layer width is 0.09 mm top/bottom layer width is 0.115 mm
for C segment: 75 ohm from FL to connector, top/bottom layer width is 0.076 mm.

MINI-DVI CONNECTOR

SYNC_MASTER=K36B5M3 DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02
SCALE	SHT	OF
NONE	94	109

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_FSB_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	10 14
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	10 14
FSB_BREQ0_I	FSB_50S	FSB_1X	FSB BREQ0 L	10 14
FSB_BREQ1_I	FSB_50S	FSB_1X	FSB BREQ1 L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	10 14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_50S	CPU_BMTL	CPU FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 42 60
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
PM_THRMTRIP_L	CPU_50S	CPU_BMTL	PM THRMTRIP L	10 14 42
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_FROM_SB	CPU_50S	CPU_AGTL	CPU DPSLP L	10 14
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	10 14 60
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP P	7 13 14
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP N	7 13 14
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP N	14
CPU_FERR_I	CPU_50S		CPU IERR L	10
PM DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 60
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	60
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 7 10 13
XDP_TDO1	CPU_50S	CPU_ITP	XDP TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 7 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 7 10 13
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 7 10 13
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	7 10 13
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	7 10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	7 13
	CPU_50S	CPU_BMTL	CPU VID<6..0>	11 60
	CPU_50S	CPU_BMTL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	11 60
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	11 60
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

8

7

6

5

4

3

2

1

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

CPU/FSB Constraints

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

REV. 02

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER 051-8089

SCALE NONE

SHT 100

OF 109

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_900	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).
R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_1000_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	TOP,BOTTOM	=3X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

8

7

6

5

4

3

2

1

<

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_USB_RB1AS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	7 13 19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L	
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R	19
	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP	19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	7 19 41 43
LPC_FRAME_L0	LPC_55S	LPC	LPC_FRAME_L	7 19 41 43
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26
MCP_LPC_CLK	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	19 26
MCP_LPC_CLK	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	26 41
MCP_LPC_CLK	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	7 26 43
USB_EXTN	USB_90D	USB	USB_EXTN_P	26 39
USB_EXTN	USB_90D	USB	USB_EXTN_N	26 39
USB_EXTN	USB_90D	USB	USB2_EXTN_MUXED_P	39
USB_EXTN	USB_90D	USB	USB2_EXTN_MUXED_N	39
USB_EXTN	USB_90D	USB	USB2_EXTN_F_P	39
USB_EXTN	USB_90D	USB	USB2_EXTN_F_N	39
USB_MINI	USB_90D	USB	USB_MINI_P	9 26
USB_MINI	USB_90D	USB	USB_MINI_N	9 26
USB_MINI	USB_90D	USB	USB2_AIRPORT_P	7 31
USB_MINI	USB_90D	USB	USB2_AIRPORT_N	7 31
USB_EXTD	USB_90D	USB	USB_EXTD_P	9 26
USB_EXTD	USB_90D	USB	USB_EXTD_N	9 26
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	26 66
USB_CAMERA	USB_90D	USB	USB_CAMERA_N	26 66
USB_CAMERA	USB_90D	USB	USB2_CAMERA_CONN_P	7 66
USB_CAMERA	USB_90D	USB	USB2_CAMERA_CONN_N	7 66
USB_IR	USB_90D	USB	USB_IR_P	26 40
USB_IR	USB_90D	USB	USB_IR_N	26 40
USB_TPAD	USB_90D	USB	USB_TPAD_P	9 26
USB_TPAD	USB_90D	USB	USB_TPAD_N	9 26
USB_TPAD	USB_90D	USB	CONN_TPAD_USB_P	7 49
USB_TPAD	USB_90D	USB	CONN_TPAD_USB_N	7 49
USB_BT	USB_90D	USB	USB_BT_P	9 26
USB_BT	USB_90D	USB	USB_BT_N	9 26
USB_BT	USB_90D	USB	USB2_BT_F_P_CONN	7 40
USB_BT	USB_90D	USB	USB2_BT_F_N_CONN	7 40
USB_EXTB	USB_90D	USB	USB_EXTB_P	26 39
USB_EXTB	USB_90D	USB	USB_EXTB_N	26 39
USB_EXTB	USB_90D	USB	USB2_EXTB_F_P	39
USB_EXTB	USB_90D	USB	USB2_EXTB_F_N	39
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	9 26
USB_EXCARD	USB_90D	USB	USB_EXCARD_N	9 26
USB_EXTC	USB_90D	USB	USB_EXTC_P	9 26
USB_EXTC	USB_90D	USB	USB_EXTC_N	9 26
MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND	26
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	7 13 21 44
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	7 13 21 44
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 44
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 44
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21 52
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 52
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21 52
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21 52
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN_CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 52
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21 26
CLK_SLOW_55S	CLK_SLOW		PM_CLK32K_SUSCLK	26 41
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	21 43
SPI_MOST	SPI_55S	SPI	SPI_CLK_MUX	43 51
SPI_MOST	SPI_55S	SPI	SPI_MOST_R	21 43
SPI_MISO	SPI_55S	SPI	SPI_MOST_MUX	43 51
SPI_MISO	SPI_55S	SPI	SPI_MISO_MUX	43 51
SPI_CS0	SPI_55S	SPI	SPI_MISO_R	51
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	21 43
SPI_CS0	SPI_55S	SPI	SPI_CS0_L	

A

B

C

D

8

7

6

5

4

3

2

1

APPLE INC.

SIZE
D

DRAWING NUMBER
051-0089

REV.
02

SCALE
NONE

SHT
103

OF
109

MCP Constraints 2

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

MCP RGMII (Ethernet) Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

88E1116R (Ethernet PHY) Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
	MCP_CLK25M_BUF0	ENET_MII_5SS	MCP_BUF0_CLK	MCP CLK25M_BUF0_R	18 32
		ENET_MII_5SS	MCP_BUF0_CLK	MCP CLK25M_BUF0	
	ENET_INTR_L	ENET_MII_5SS	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_5SS	ENET_MII	ENET MDIO	18 32
	ENET_MDC	ENET_MII_5SS	ENET_MII	ENET MDC	18 32
	ENET_PWRDWN_L	ENET_MII_5SS	ENET_MII	ENET_PWRDWN_L	
	ENET_RXCLK	ENET_MII_5SS	ENET_MII	ENET CLK125M_RXCLK	18 32
		ENET_MII_5SS	ENET_MII	ENET CLK125M_RXCLK_R	32
	ENET_RXD_STRAP	ENET_MII_5SS	ENET_MII	ENET RXD<3..1>	
	ENET_RXD	ENET_MII_5SS	ENET_MII	ENET RX_CTRL	18 32
	ENET_TXCLK	ENET_MII_5SS	ENET_MII	ENET CLK125M_TXCLK	18 32
		ENET_MII_5SS	ENET_MII	ENET CLK125M_TXCLK_R	32
	ENET_TXD0	ENET_MII_5SS	ENET_MII	ENET TXD<0>	18 32
	ENET_TXD	ENET_MII_5SS	ENET_MII	ENET TXD<3..1>	18 32
	ENET_TXD	ENET_MII_5SS	ENET_MII	ENET TX_CTRL	18 32
		ENET_MII_5SS	ENET_MII	ENET RESET_L	18 32
	ENET_MDI	ENET_MDI_1000	ENET_MDI	ENET MDI P<3..0>	32 34
		ENET_MDI_1000	ENET_MDI	ENET MDI N<3..0>	32 34



FireWire Constraints

SYNC_MASTER=K36B_MLB

SYNC_DATE=08/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8089	02

SCALE	SHT	OF
NONE	105	109

