

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

M97 MLB SCHEMATIC

REFERENCED FROM T18

08/27/2008

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

T17_MLB

08/22/2007

2

2

System Block Diagram

T18_MLB

12/12/2007

3

3

Power Block Diagram

DRAGON

03/13/2008

4

4

BOM Configuration

M97_MLB

5

5

Revision History

M97_MLB

04/04/2008

6

6

JTAG Scan Chain

BEN

7

7

FUNC TEST

M97_MLB

8

8

Power Aliases

BEN

04/21/2008

9

9

SIGNAL ALIAS

M97_MLB

10

10

CPU FSB

T18_MLB

12/12/2007

11

11

CPU Power & Ground

T18_MLB

12/12/2007

12

12

CPU Decoupling

RAYMOND

03/31/2008

13

13

eXtended Debug Port (XDP)

T18_MLB

12/12/2007

14

14

MCP CPU Interface

T18_MLB

04/04/2008

15

15

MCP Memory Interface

T18_MLB

04/04/2008

16

16

MCP Memory Misc

T18_MLB

04/04/2008

17

17

MCP PCIe Interfaces

T18_MLB

04/04/2008

18

18

MCP Ethernet & Graphics

T18_MLB

04/04/2008

19

19

MCP PCI & LPC

T18_MLB

04/04/2008

20

20

MCP SATA & USB

T18_MLB

04/04/2008

21

21

MCP HDA & MISC

T18_MLB

06/26/2008

22

22

MCP Power & Ground

T18_MLB

04/04/2008

23

24

MCP79 A01 Silicon Support

T18_MLB

03/08/2008

24

25

MCP Standard Decoupling

T18_MLB

04/04/2008

25

26

MCP Graphics Support

T18_MLB

12/12/2007

26

28

SB Misc

RAYMOND

04/05/2008

27

29

FSB/DDR3 Vref Margining

RAYMOND

03/31/2008

28

31

DDR3 SO-DIMM Connector A

BEN

06/30/2008

29

32

DDR3 SO-DIMM Connector B

BEN

05/09/2008

30

33

DDR3 Support

T18_MLB

04/04/2008

31

34

Right Clutch Connector

YITE

04/22/2008

32

35

VENICE CONNECTOR

YITE

03/13/2008

33

37

Ethernet PHY (RTL8211CL)

SUMA

05/23/2008

34

38

Ethernet & AirPort Support

SUMA

07/01/2008

35

39

ETHERNET CONNECTOR

SUMA

04/04/2008

Page

(.csa)

Contents

Sync

Date

36

45

SATA Connectors

CHANGZHANG

04/14/2008

37

46

External USB Connectors

YUAN_MH

01/18/2008

38

48

Front Flex Support

YUAN_MH

05/28/2008

39

49

SMC

T18_MLB

06/26/2008

40

50

SMC Support

YUAN_MH

05/28/2008

41

51

LPC+SPI Debug Connector

CHANGZHANG

05/09/2008

42

52

M97 SMBUS CONNECTIONS

BEN

04/21/2008

43

53

VOLTAGE SENSING

YUNMU

02/04/2008

44

54

Current Sensing

YUNMU

04/07/2008

45

55

Thermal Sensors

YUNMU

03/20/2008

46

56

Fan

CHANGZHANG

01/18/2008

47

57

WELLSPRING 1

YUAN_MH

04/22/2008

48

58

WELLSPRING 2

YUAN_MH

05/09/2008

49

59

SMS

YUNMU

06/26/2008

50

61

SPI ROM

CHANGZHANG

05/02/2008

51

62

AUDIO: CODEC

AUDIO

07/01/2008

52

63

AUDIO: MIKEY

AUDIO

07/03/2008

53

66

AUDIO: SPEAKER AMP

AUDIO

07/01/2008

54

67

AUDIO: JACK

AUDIO

07/01/2008

55

68

AUDIO: JACK TRANSLATORS

AUDIO

07/01/2008

56

69

DC-In & Battery Connectors

JACK

03/13/2008

57

70

PBUS Supply/Battery Charger

RAYMOND

01/31/2008

58

72

5V/3.3V SUPPLY

RAYMOND

02/08/2008

59

73

1.5V/0.75V DDR3 SUPPLY

RAYMOND

01/31/2008

60

74

IMVP6 CPU VCore Regulator

RAYMOND

01/31/2008

61

75

MCP VCORE REGULATOR

RAYMOND

01/31/2008

62

76

CPU VTT(1.05V) SUPPLY

RAYMOND

02/08/2008

63

77

MISC POWER SUPPLIES

RAYMOND

01/23/2008

64

78

POWER SEQUENCING

YUAN_MH

04/22/2008

65

79

POWER FETS

YUAN_MH

04/04/2008

66

90

LVDS CONNECTOR

NMARTIN

04/04/2008

67

93

DISPLAYPORT SUPPORT

AMASON

04/18/2008

68

94

DisplayPort Connector

AMASON

06/30/2008

69

97

LCD BACKLIGHT DRIVER

YITE

08/12/2008

70

98

LCD Backlight Support

YITE

06/30/2008

Page

(.csa)

Contents

Sync

Date

71

100

CPU/FSB Constraints

T18_MLB

01/04/2008

72

101

Memory Constraints

T18_MLB

01/04/2008

73

102

MCP Constraints 1

T18_MLB

01/04/2008

74

103

MCP Constraints 2

T18_MLB

12/14/2007

75

104

Ethernet Constraints

T18_MLB

03/19/2008

76

106

SMC Constraints

T18_MLB

01/04/2008

77

107

M97 SPECIAL CONSTRAINTS

M97_MLB

78

109

M97 RULE DEFINITIONS

M97_MLB

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

A

625211

PRODUCTION RELEASED

08/29/08

?

8

7

6

5

4

3

2

1

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7537	1	SCHEM,MLB,M97	SCH	CRITICAL	
820-2327	1	PCBF,MLB,M97	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS

XX ± _____

X.XX ± _____

X.XXX ± _____

ANGLES ± _____

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER	/	DESIGN CK	/
ENG APPD	/	MFG APPD	/
QA APPD	/	DESIGNER	/
RELEASE	/	SCALE	NONE
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D

APPLE INC.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,M97

DRAWING NUMBER

051-7537

REV.

A

SHT

1

OF

109

8

7

6


5

4


3

2

1



System Block Diagram		
SYNC_MASTER=T18_MLB		SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE D	DRAWING NUMBER 051-7537
	SCALE NONE	SHT 2
	OF 109	REV. A

[illegible]

<

8	7	6	5	4	3	2	1
D	Revision History						D
C							C
B							B
A							A
8	7	6	5	4	3	2	1


Preliminary

Revision History

A		
SYNC_MASTER=M97_MLB		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7537	REV. A
SCALE NONE	SHT 5	OF 109

 APPLE INC.
--

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.



JTAG Scan Chain

SYNC_MASTER=BEN

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		6	109

Functional Test Points

Fan Connectors

1E10	TRUE	PP5VRT S0	(NEED 3 TP)	703 805
1E15	TRUE	FAN RT PWM		46B4
1E15	TRUE	FAN RT TACH		46C4
(NEED TO ADD 3 GND TP)				

MIC FUNC_TEST

1E21	TRUE	MIC HI CONN		54B1 54D2
1E21	TRUE	MIC LO CONN		54B1 54D2
1E21	TRUE	MIC SHLD CONN		54D2 55A6

SPEAKER FUNC_TEST

1E24	TRUE	SPKRAMP L N OUT		53A2 54C2
1E24	TRUE	SPKRAMP L P OUT		53B2 54C2
1E24	TRUE	SPKRAMP R N OUT		53C3 54C2
1E24	TRUE	SPKRAMP R P OUT		53C3 54C2
1E24	TRUE	SPKRAMP SUB N OUT		53B2 54C2
1E24	TRUE	SPKRAMP SUB P OUT		53B2 54C2

THERMAL FUNC_TEST

1E24	TRUE	MCPTHMSNS D2 P		45B5 77D3
1E24	TRUE	MCPTHMSNS D2 N		45B5 77D3

LVDS FUNC_TEST

1E25	TRUE	PP3V3 LCDVDD SW F		7C3 66C2
1E25	TRUE	PP3V3 S0 LCD F		66C3
1E25	TRUE	PPVOUT S0 LCDBKLT		7C3 66B2 69B3 69C1
1E25	TRUE	LVDS IG DDC CLK		18A3 66C5
1E25	TRUE	LVDS IG DDC DATA		18A3 66B5
1E25	TRUE	LVDS IG A DATA N<0>		18B3 66C2 73B3
1E25	TRUE	LVDS IG A DATA P<0>		18B3 66C2 73B3
1E25	TRUE	LVDS IG A DATA N<1>		18B3 66C2 73B3
1E25	TRUE	LVDS IG A DATA P<1>		18B3 66C2 73B3
1E25	TRUE	LVDS IG A DATA N<2>		18B3 66C2 73B3
1E25	TRUE	LVDS IG A DATA P<2>		18B3 66C2 73B3
1E25	TRUE	LVDS IG A CLK F N		66B2 73B3
1E25	TRUE	LVDS IG A CLK F P		66B2 73B3
1E25	TRUE	LED RETURN 1		66B3 69C1
1E25	TRUE	LED RETURN 2		66B3 69B1
1E25	TRUE	LED RETURN 3		66B3 69B1
1E25	TRUE	LED RETURN 4		66B3 69B1
1E25	TRUE	LED RETURN 5		66B3 69B1
1E25	TRUE	LED RETURN 6		66B3 69B1
(NEED TO ADD 5 GND TP)				

SATA ODD CONN

1E26	TRUE	PP5V SW ODD	(NEED 4 TP)	7C3 36D3
1E26	TRUE	SMC ODD DETECT		36B7 39B8
1E26	TRUE	SATA ODD D2R C P		36B5 73A3
1E26	TRUE	SATA ODD D2R C N		36B5 73A3
1E26	TRUE	SATA ODD R2D P		36B5 73A3
1E26	TRUE	SATA ODD R2D N		7C5 36B5 73A3
(NEED TO ADD 4 GND TP)				

DC POWER CONN

1E26	TRUE	PP18V5 DCIN FUSE	(NEED 3 TP)	56D6
1E26	TRUE	ADAPTER SENSE		56D7
(NEED TO ADD 4 GND TP)				

BATT POWER CONN

1E26	TRUE	PPVBAT G3H CONN F	(NEED 3 TP)	56A5
1E26	TRUE	GND BATT CONN	(NEED 3 TP)	56A5
1E26	TRUE	SMBUS SMC BSA SCL		7A7 42C5 76D3
1E26	TRUE	SMBUS SMC BSA SCL		7A7 42C5 76D3
1E26	TRUE	SMC BS ALRT L		39C5 48B2 56A8

BATT SIGNAL CONN

1E26	TRUE	PP3V42 G3H	(NEED 3 TP)	7B5 7C3 801
1E26	TRUE	SMBUS SMC BSA SCL		7A7 42C5 76D3
1E26	TRUE	SMBUS SMC BSA SCL		7A7 42C5 76D3
1E26	TRUE	SMC BIL BUTTON DB L		56A5
(NEED TO ADD 3 GND TP)				

FRONT FLEX CONN

1E26	TRUE	PP3V42 G3H LIDSWITCH_R		38B6
1E26	TRUE	PP5V S3 IR R		38B6
1E26	TRUE	IR RX OUT		38A4 38C4
1E26	TRUE	SMC LID R		38B6
1E26	TRUE	SYS LED ANODE R		38B6
(NEED TO ADD 2 GND TP)				

RIGHT CLUTCH CONN

1E26	TRUE	PP5V S3 BTCAMERA F		31B7
1E26	TRUE	PCIE MINI D2R P		17B6 31C7 73D3
1E26	TRUE	PCIE MINI D2R N		17B6 31C7 73D3
1E26	TRUE	PCIE MINI R2D P		31C7 73D3
1E26	TRUE	PCIE MINI R2D N		31C7 73D3
1E26	TRUE	PCIE CLK100M MINI CONN P		31C8 73D3
1E26	TRUE	PCIE CLK100M MINI CONN N		31C8 73D3
1E26	TRUE	USB CAMERA CONN P		31B7 74C3
1E26	TRUE	USB CAMERA CONN N		31B7 74C3
1E26	TRUE	PP5V WLAN		7C3 31C5
1E26	TRUE	PCIE WAKE L		17B6 23C5 31C7
1E26	TRUE	SMBUS SMC A S3 SCL		7B5 42D2 76D3
1E26	TRUE	SMBUS SMC A S3 SDA		7B5 42D2 76D3
1E26	TRUE	CONN USB2 BT P		31B7 74B3
1E26	TRUE	CONN USB2 BT N		31B7 74B3
1E26	TRUE	MINI CLKREQ O L		31C7
1E26	TRUE	MINI RESET CONN L		31A7
(NEED TO ADD 3 GND TP)				

SATA HDD CONN

1E26	TRUE	PP5V S0 HDD FLT	(NEED 4 TP)	7C3 36A7
1E26	TRUE	SATA HDD R2D P		36A7 73A3
1E26	TRUE	SATA HDD R2D N		36A7 73A3
1E26	TRUE	SATA HDD D2R C P		36A7 73A3
1E26	TRUE	SATA HDD D2R C N		36A7 73A3
1E26	TRUE	SATA ODD R2D N		7C7 36B5 73A3
(NEED TO ADD 4 GND TP)				

IPD_FLEX_CONN

1E26	TRUE	PP3V3 S3 LDO		7C3 48B4 48C3
1E26	TRUE	PP18V5 S3		7C3 48C1 48D3
1E26	TRUE	TPAD GND F		48B4 48C3 48C4 48C7
1E26	TRUE	Z2 CS L		47C8 48C3
1E26	TRUE	Z2 DEBUG3		47C8 48C3
1E26	TRUE	Z2 MOSI		47C8 48C3
1E26	TRUE	Z2 MISO		47C8 48C3
1E26	TRUE	Z2 SCLK		47C8 48C3
1E26	TRUE	Z2 BOOST EN		48C3 48C5
1E26	TRUE	Z2 HOST INTN		47D8 48C3
1E26	TRUE	Z2 BOOT CFG1		47C9 48C3
1E26	TRUE	Z2 CLKIN		47B6 48C3
1E26	TRUE	Z2 KEY ACT L		47C8 48C1
1E26	TRUE	Z2 RESET		47C8 48C1
1E26	TRUE	PSOC MISO		47C8 48C1
1E26	TRUE	PSOC MOSI		47C8 48C1
1E26	TRUE	PSOC SCLK		47C8 48C1
1E26	TRUE	SMBUS SMC A S3 SDA		7C5 42D2 76D3
1E26	TRUE	SMBUS SMC A S3 SCL		7B5 42D2 76D3
1E26	TRUE	PSOC F CS L		47C8 48C1
1E26	TRUE	PICKB L		47D8 48C1

KEYBOARD CONN

1E26	TRUE	PP3V3 S3		703 8D3
1E26	TRUE	PP3V42 G3H		7A7 7C3 8D1
1E26	TRUE	WS KBD1		47C6 47D2
1E26	TRUE	WS KBD2		47C6 47D2
1E26	TRUE	WS KBD3		47C6 47D2
1E26	TRUE	WS KBD4		47C6 47D2
1E26	TRUE	WS KBD5		47C6 47D2
1E26	TRUE	WS KBD6		47C6 47D2
1E26	TRUE	WS KBD7		47C6 47D2
1E26	TRUE	WS KBD8		47C6 47D2
1E26	TRUE	WS KBD9		47C6 47D2
1E26	TRUE	WS KBD10		47C6 47D2
1E26	TRUE	WS KBD11		47C2 47C6
1E26	TRUE	WS KBD12		47C2 47C6
1E26	TRUE	WS KBD13		47C2 47C6
1E26	TRUE	WS KBD14		47C2 47C6
1E26	TRUE	WS KBD15 CAP		47C2
1E26	TRUE	WS KBD16 NUM		47C2
1E26	TRUE	WS KBD17		47C2 47C6
1E26	TRUE	WS KBD18		47C2 47D7
1E26	TRUE	WS KBD19		47C2 47D7
1E26	TRUE	WS KBD20		47C2 47D7
1E26	TRUE	WS KBD21		47C2 47D7
1E26	TRUE	WS KBD22		47C2 47D7
1E26	TRUE	WS KBD23		47C2 47D7
1E26	TRUE	WS KBD ONOFF L		47C2
1E26	TRUE	WS LEFT SHIFT KBD		47B3 47B5 47C2
1E26	TRUE	WS LEFT OPTION KBD		47B3 47B5 47C2
1E26	TRUE	WS CONTROL KBD		47B3 47B5 47C2
(NEED TO ADD 1 GND TP)				

KBD BACKLIGHT CONN

1E26	TRUE	KBDLED_ANODE		48A4
(NEED TO ADD 2 GND TP)				

DEBUG VOLTAGE

1E26	TRUE	PPVCORE S0 CPU		8D7
1E26	TRUE	PPCPUVTT S0		8D7
1E26	TRUE	PPVCORE S0 MCP		8C7
1E26	TRUE	PP0V75 S0		8C7
1E26	TRUE	PP1V05 S0		8C7
1E26	TRUE	PP1V5 S0		8B7
1E26	TRUE	PP1V8 S0		8B7
1E26	TRUE	PP5VRT S0		7D7 8D5
1E26	TRUE	PP3V3 S0		8C5
1E26	TRUE	PP1V5 S3		8D3
1E26	TRUE	PP3V3 S3		7B5 8D3
1E26	TRUE	PP5VLT S3		8C3
1E26	TRUE	PP1V1R1V05 S5		8B3
1E26	TRUE	PP3V3 S5		8B3
1E26	TRUE	PP3V42 G3H		7A7 7B5 8D1
1E26	TRUE	PPBUS G3H		8C1
1E26	TRUE	PP3V3 ENET PHY		8B1
1E26	TRUE	PP1V2R1V05 ENET		8B1
1E26	TRUE	PP3V3 G3 RTC		21C8 22A5 26D4
1E26	TRUE	PP5V WLAN		7D5 31C5
1E26	TRUE	PP5V SW ODD		7B7 36D3
1E26	TRUE	PP5V S0 HDD FLT		7C5 36A7
1E26	TRUE	PP3V3 S5 AVREF SMC		39D4 40B6
1E26	TRUE	PP18V5 S3		7C5 48C1 48D3
1E26	TRUE	PP3V3 S3 LDO		7C5 48B4 48C3
1E26	TRUE	PP3V3 LCDVDD SW F		7C7 66C2
1E26	TRUE	PPVOUT S0 LCDBKLT		7C7 66B2 69B3 69C1
1E26	TRUE	BKL VREF 4V9		69A8 69B6 69C4 69C8
1E26	TRUE	PP4V6 AUDIO ANALOG		51A3 51D3 52D6
1E26	TRUE	SMC PM G2 EN		39D5 64D8
1E26	TRUE	PM SLP S4 L		21C3 39C5 48A2 64C8
1E26	TRUE	PM SLP S3 L		21C3 34B7 39C5 41A5 64D5 68D8
(NEED TO ADD 4 GND TP)				

FUNC TEST

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	7	109



Power Aliases

SYNC_MASTER=BEN


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU FSB		
SYNC_MASTER=T18_MLB		SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7537		REV. A
	SCALE NONE	SHT 10 OF 109		



SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

CPU Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7537		A
SCALE		SHT	OF	REV.
NONE		11	109	



D

C

B

A


D

C

B

A

MCP79-specific pinout



SYNC FROM T18
CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625
RENAME JTAG_MCP_TDO TO JTAG_MCP_TDO_CONN
RENAME XDP_TDO TO XDP_TDO_CONN

eXtended Debug Port (XDP)

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	13	109



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface		
SYNC_MASTER=T18_MLB		SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		14	109



MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B


A

D

C

B

A



MCP Memory Misc

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		16	109



PCI EXPRESS

MCP PCIe Interfaces

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


SCALE
NONE

DRAWING NUMBER
051-7537

SHT
17

OF
109

REV.
A



MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 18 OF 109



MCP SATA & USB

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		20	109



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.

NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.



BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select		
Frequency	SPI_D0	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB

SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE


NONE

SHT

21

OF

109



MCP Power & Ground

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
	SCALE	SHT	OF
	NONE	22	109



MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB SYNC_DATE=03/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE	NONE		
	SHT	24	OF 109





SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665, C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC

MCP Graphics Support

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		26	109



RTC Power Sources

Platform Reset Connections

LPC Reset (Unbuffered)

PCIE Reset (Unbuffered)

RTC Crystal

MCP 25MHz Crystal

MCP S0 PWRGD & CPU_VLD

Reset Button


SB Misc

SYNC_MASTER=RAYMOND		SYNC_DATE=04/05/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	28	109



SYNC FROM T18
CHANGE RESET BUTTON TO RESET PADS
REMOVE UNUSED PCIE RESET SIGNALS
REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
CHANGE RTC COIN CELL TO LDO & SUPERCAP
ALIAS MEM_VTT_EN TO =DDRVTT_EN
CHANGE Y2810 AND U2850 TO SMALLER PARTS



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

"Factory" (top) slot

DDR3 S0-DIMM Connector A

SYNC_MASTER=BEN

SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER051-7537REV.A

SCALENONESHT31OF109

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:


- =I2C_S0DIMMB_SCL
- =I2C_S0DIMMB_SDA

BOM options provided by this page:




(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

803 =PP1V5_S3_MEM_B




27C1 PP0V75_S3_MEM_VREFDQ_B




DDR3 GROUND RETURN CAPS (MCP SIDE)

887 =PP1V5_S0_MEM_MCP




PP0V75_S3_MEM_VREFCA_B 27C1



8C7

=PP0V75_S0_MEM_VTT_B



"Expansion" (bottom) slot

DDR3 S0-DIMM Connector B


SYNC_MASTER=BEN SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	32	109



DDR3 Support

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7537		A
SCALE		SHT	OF	
NONE		33	109	



5V S3 WLAN FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

Right Clutch Connector		
SYNC_MASTER=YITE		SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		34	109



Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA

SYNC_DATE=05/23/2008

NOTICE OF PROPRIETARY PROPERTY





THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		37	109




Ethernet & AirPort Support			
SYNC_MASTER=SUMA		SYNC_DATE=07/01/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
	SCALE	SHT	OF
	NONE	38	109



ETHERNET CONNECTOR		
SYNC_MASTER=SUMA		SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		39	109



ODD Power Control






NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.

SATA ODD Port

SATA HDD Port

Table with 2 rows and 2 columns: SATA Connectors, NOTICE OF PROPRIETARY PROPERTY. The first row contains SYNC_MASTER=CHANGZHANG and SYNC_DATE=04/14/2008. The second row contains the notice text.


Apple Inc. logo and drawing information: DRAWING NUMBER 051-7537, REV. A, SCALE NONE, SHT 45 OF 109.



External USB Connectors	
SYNC_MASTER=YUAN_MA	SYNC_DATE=01/18/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7537	REV. A
	SCALE NONE	SHT OF 46 109	





Front Flex Support

SYNC_MASTER=YUAN.MA

SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		48	109







SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




System (Sleep) LED Circuit






SMC Crystal Circuit




Debug Power "Button"



SMC FSB to 3.3V Level Shifting



SMC Support
SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LPC+SPI Connector

Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP

MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX

SPI Frequency Clamp

ENSURES MCP79 SPI_DO OR SPI_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.

SPI MUX BYPASS

LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	51	109



APPLE INC.

M97 SMBUS CONNECTIONS		
SYNC_MASTER=BEN		SYNC_DATE=04/21/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7537	REV. A
SCALE NONE	SHT 52	OF 109



VOLTAGE SENSING

SYNC_MASTER=YUNMU

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		53	109



MCP VCore Current Sense

MCP VCore Current Sense Filter

MCP MEM VDD Current Sense

MCP MEM VDD Current Sense Filter

CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE

CPU VCore Load Side Current Sense / Filter

BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)

DC-IN (AMON) CURRENT SENSE

NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008

PLACE U5403 AND C5418 NEAR R7008


INA213 has gain of 50V/V


For engineering, stuff U5313 and unstuff R5330
For production, stuff R5330 and unstuff U5313

PLACE R5491 AND C5390 CLOSE TO SMC

Current Sensing		
SYNC_MASTER=YUNMU		SYNC_DATE=04/07/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		54	109





Fan

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE


NONE

SHT



56

OF


109




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W




TPAD BUTTONS DISABLE



KEYBOARD CONNECTOR



SMC_MANUAL_RESET LOGIC



WELLSPRING 1

SYNC_MASTER=YUAN.MA

SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7537


REV. A

SCALE NONE

SHT 57

OF 109





SMS

SYNC_MASTER=YUNWU SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		59	109



SPI ROM

SYNC_MASTER=CHANGZHANG

SYNC_DATE=05/02/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



AUDIO: CODEC

SYNC_MASTER=AUDIO

SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE


NONE

SHT

62

OF

109



AUDIO0: MIKEY

SYNC_MASTER=AUDIO

SYNC_DATE=07/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	63	109



AUDIO0: SPEAKER AMP

SYNC_MASTER=AUDIO0 SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE	SHT OF		
	NONE	66	109





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0C (12)	0X02 (2)	0X14 (20, PORTD)	GPIO 0	0X14 (20, PORTD)
SAT SPKRS	0X0D (13)	0X03 (3)	0X18 (24, PORTB)	VREF_B(100%)	N/A
SUB SPKR	0X0F (15)	0X05 (5)	0X1A (26, PORTC)	VREF_B(100%)	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30, SPDIF OUT)	N/A	0X16 (22, PORTG)

CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X15 (21, PORTA)	N/A	0X15 (21, PORTA)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X19 (25, PORTF)	VREF_F (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31, SPDIF IN)	N/A	N/A

PORT D DETECT PORT G DETECT(SPDIF DELEGATE)

LINE-IN (PORT A) DETECT

PORT A LI


AUDIO: JACK TRANSLATORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	68	109



MagSafe DC Power Jack

1-Wire OverVoltage Protection

3.425V "G3Hot" Supply

BIL BUTTON DEBOUNCE CIRCUIT

BATTERY POWER CONNECTOR

BATTERY SIGNAL CONNECTOR

DC-In & Battery Connectors

SYNC_MASTER=JACK SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D

DRAWING NUMBER
051-7537


REV.
A

SCALE
NONE

SHT
69

OF
109


PBUS SUPPLY / BATTERY CHARGER



5V_RT/3.3V POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



5V/3.3V SUPPLY		
SYNC_MASTER=RAYMOND		SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		72	109

D

BA

MCP VCORE/5V_S3 LEFT REGULATOR

Vout = See below
Max Current: 25A?
(Q7560 Limit)
FREQ = 300 KHZ

Vout = 0.7V * (1 + Ra / Rb)

Vout = 2.0V * Req / (Ra + Req)
Req = Rb || Rc || Rd || Re

MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0383	1	RES, MTL FILM, 1/16W, 49.9K, 1, 0402, SMD, LF	R7570		MCP_A01
114S0401	1	RES, MTL FILM, 1/16W, 78.7K, 1, 0402, SMD, LF	R7571		MCP_A01
114S0484	1	RES, MTL FILM, 1/16W, 549K, 1, 0402, SMD, LF	R7580		MCP_A01
114S0454	1	RES, MTL FILM, 1/16W, 274K, 1, 0402, SMD, LF	R7581		MCP_A01
114S0423	1	RES, MTL FILM, 1/16W, 133K, 1, 0402, SMD, LF	R7582		MCP_A01
114S0373	1	RES, MTL FILM, 1/16W, 40.2K, 1, 0402, SMD, LF	R7570		MCP_A01P&MCP_A01Q
114S0404	1	RES, MTL FILM, 1/16W, 84.5K, 1, 0402, SMD, LF	R7571		MCP_A01P&MCP_A01Q
114S0458	1	RES, MTL FILM, 1/16W, 301K, 1, 0402, SMD, LF	R7580		MCP_A01P&MCP_A01Q
114S0447	1	RES, MTL FILM, 1/16W, 237K, 1, 0402, SMD, LF	R7581		MCP_A01P&MCP_A01Q
114S0411	1	RES, MTL FILM, 1/16W, 100K, 1, 0402, SMD, LF	R7582		MCP_A01P&MCP_A01Q

Rev A01 Production

VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:

- Added C7568 bulk cap on output.
- Tied TON to REF.
- Changed Q7510 to 376S0674.
- C7500 changed to 138S0638.
- L7560 changed from T18 MLB inductor to 152S0782.
- Changed Q7565 to 376S0637.
- Changed R7514 to 280K, R7564 to 180K.

MCP VCore REGULATOR

SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.
D 051-7537 A

SCALE NONE SHY OF 109

APPLE INC.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0383	1	RES,MTL FILM,1/16W,49.9K,1,0402,SMD,LF	R7570		MCP_A01
114S0401	1	RES,MTL FILM,1/16W,76.7K,1,0402,SMD,LF	R7571		MCP_A01
114S0484	1	RES,MTL FILM,1/16W,549K,1,0402,SMD,LF	R7580		MCP_A01
114S0454	1	RES,MTL FILM,1/16W,274K,1,0402,SMD,LF	R7581		MCP_A01
114S0423	1	RES,MTL FILM,1/16W,133K,1,0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1,0402,SMD,LF	R7570		MCP_A01P&MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.5K,1,0402,SMD,LF	R7571		MCP_A01P&MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1,0402,SMD,LF	R7580		MCP_A01P&MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1,0402,SMD,LF	R7581		MCP_A01P&MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7582		MCP_A01P&MCP_A01Q

	Rev A01	Production	
VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:
 Added C7568 bulk cap on output.
 Tied TON to REF.
 Changed C7510 to 376S0674.
 C7500 changed to 138S0638.
 L7560 changed from T18 MLB inductor to 152S0782.
 Changed C7565 to 376S0637.
 Changed R7514 to 280K, R7564 to 180K.

MCP VCORE REGULATOR			
SYNC_MASTER=RAYMOND		SYNC_DATE=01/31/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
<u>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</u>			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER		REV.
D	051- 7537		A
SCALE	SHT	OF	
NONE	75	109	

CPUVTT POWER SUPPLY



CPU VTT(1.05V) SUPPLY

SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	76	109

1.8V S0 SWITCHER



MCP 1.05V_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage

PART	NUMBER	QTY	DESCRIPTION	REFERENCE	DES	CRITICAL	BOM	OPTION
	114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781		MCP_A01&MCP_A01P&MCP_A01Q		

MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	77	109




State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

POWER SEQUENCING
SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	78	109



3.3V S3 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)

3.3V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)

1.05V S0 FET	
MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	30 MOHM @4.0V VGS
LOADING	1.1A (EDP)

1.5V S0 FET
(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)

1.5V S0 FET	
MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5A (EDP)

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

POWER FETS

SYNC_MASTER=YUAN.MA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7537

REV. A

SCALE NONE

SHT 79

OF 109



LCD CONNECTOR
LVDS CONNECTOR:518S0650

LVDS CONNECTOR

SYNC_MASTER=NMA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE	SHT OF 109		
NONE			

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5

4


3

2

1

Display Port Interoperability spec says that sources or sinks which do both DP and DVI must depend on the external adapter for pull ups on DDC lines (since DP AUX CH has 100K pull up/down on the MLB)..

1886	=MCP_HDMI_TXC_P	DP_ML_P<3>	68C8_73C3
1886	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE 68C8_73B3
1886	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE 68B1_73B3
1886	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE 68C1_73B3
1886	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE 68C1_73B3
1886	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE 68A8
18A3	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE 67C8
18A3	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE 67C8



DISPLAYPORT SUPPORT

SYNC_MASTER=AMASON SYNC_DATE=04/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A


SCALE NONE SHT 93 OF 109


[illegible]

SCALE	SHT	OF
-------	-----	----

APPLE INC.

REV.	
	A





LCD Backlight Support

SYNC_MASTER=YITE SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		98	109

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	*	=2X_DIELECTRIC	?
FSB_DSTB	*	=3X_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2X_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4X_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5X_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3X_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4X_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3X_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_FSB_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	*	=3X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	10C4 1403
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	10C4 1406
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	10C4 1406
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	10C4 1406
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	10B4 10C4 14C3 1403
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	10B4 1406
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	10B4 1406
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	10B4 1406
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	10C2 14B3 14C3
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	10C2 1406
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	10C2 1406
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	10C2 1406
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	10B2 10C2 14B3
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	10B2 1406
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	10B2 1406
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	10B2 1406
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	10B8 14C6 1406
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10B8 14B6
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	10B8 14B6
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	10C8 14B6 14C6
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	10C8 14B6
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	10D6 14B8
FSB_BREQ0_I	FSB_50S	FSB_1X	FSB BREQ0 L	9B2 10D6 14B8
FSB_BREQ1_I	FSB_50S	FSB_1X	FSB BREQ1 L	14B8
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10D6 14B6
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10D6 14B3
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10D6 14B6
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10B8 14B3
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10D6 14B6
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	10C6 14B6
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	10C6 14B6
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	10D6 14B6
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9B2 10D6 13B2 14A3
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10D6 14A6
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10D6 14B6
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10C8 14A3
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9C2 10A4 10B4
CPU_FERR_L	CPU_50S	CPU_BMTL	CPU FERR L	10C8 14B7
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10C8 14A3
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10D6 14A3
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9B2 10B8 14A3
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9B2 10B8 14A3
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10C5 14B6 4B04 6B08
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10B2 13C7 14A3
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10B8 14A3
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10B8 14A3
PM_THRMTRIP_L	CPU_50S	CPU_BMTL	PM THRMTRIP L	10C6 14B7 4B04
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10A2 14A3
CPU_FROH_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	10B2 14A3
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9B2 10B2 14A3 6B07
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10B2 14A3
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14A6
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU P	10B6 14B3
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU N	10B6 14B3
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP P	13C3 14A3
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP N	13B3 14A3
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP P	14A4
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP N	14A4
CPU_FERR_L	CPU_50S		CPU IERR L	10D6
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21C7 6B08
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	6B07
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10B4 27B1
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10B3
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10B3
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10B3
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10B3
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6C6 10B6 10C6 13B3
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6C4 10B6 10C6
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6C6 6C7 10B6 10C6 13B3
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6C6 6C7 10A6 10C6 13B6
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6C6 6C7 10A6 10C6 13B3
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10C6 13C6
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10C5 13C6
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13B4
	CPU_50S	CPU_BMTL	CPU VID<6..0>	11B6 6B07
	CPU_50S	CPU_BMTL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	11A5 6B05
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	11A5 6B05
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

8

7

6

5

4

3

2

1

CPU/FSB Constraints

SYNC_MASTER=T18_MLB

SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

DRAWING NUMBER

051-7537

REV.

A

SCALE

NONE

SHT

100

OF

109

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM	MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM	MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM	MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM	MEM_CLK	*	*	MEM_20THER
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM	MEM_CTRL	*	*	MEM_20THER
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM	MEM_CMD	*	*	MEM_20THER
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM	MEM_DATA	*	*	MEM_20THER
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM	MEM_DQS	*	*	MEM_20THER

Need to support MEM_*-style wildcards!

DDR2 :

DQ signals should be matched within 20 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
All DQS pairs should be matched within 100 ps of clocks.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3 :

DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
A/B/CMD signals should be matched within 5 ps of CLK pairs.
All memory signals maximum length is 1.095 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/B/CMD signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MEM_A CLK	MEM_T8D_VDD	MEM_CLK	MEM_A CLK P<5..0>	1585 28C5 28C7
	MEM_A CLK	MEM_T8D_VDD	MEM_CLK	MEM_A CLK N<5..0>	1585 28C5 28C7
	MEM_A CNT1	MEM_4BS_VDD	MEM_CTR1	MEM_A CKE<3..0>	15A5 28D5 28D7
	MEM_A CNT1	MEM_4BS_VDD	MEM_CTR1	MEM_A CS L<3..0>	1585 28C5 28C7
	MEM_A CNT1	MEM_4BS_VDD	MEM_CTR1	MEM_A ODT<3..0>	15A5 28C5
	MEM_A CMD	MEM_4BS_VDD	MEM_CMD	MEM_A A<14..0>	1585 15C5 28C5 28C7
	MEM_A CMD	MEM_4BS_VDD	MEM_CMD	MEM_A BA<2..0>	15C5 28C5 28C7
	MEM_A CMD	MEM_4BS_VDD	MEM_CMD	MEM_A RAS L	15C5 28C5
	MEM_A CMD	MEM_4BS_VDD	MEM_CMD	MEM_A CAS L	15C5 28C7
	MEM_A CMD	MEM_4BS_VDD	MEM_CMD	MEM_A WE L	15C5 28C7
	MEM_A DQ BYTE0	MEM_4BS	MEM_DATA	MEM_A DQ<7..0>	1587 28C2 28C4 28D2 28D4
	MEM_A DQ BYTE1	MEM_4BS	MEM_DATA	MEM_A DQ<15..8>	1587 28C2 28C4
	MEM_A DQ BYTE2	MEM_4BS	MEM_DATA	MEM_A DQ<23..16>	1587 15C7 28B2 28B4 28C2 28C4
	MEM_A DQ BYTE3	MEM_4BS	MEM_DATA	MEM_A DQ<31..24>	15C7 28C2 28C4
	MEM_A DQ BYTE4	MEM_4BS	MEM_DATA	MEM_A DQ<39..32>	15C7 28B5 28B7
	MEM_A DQ BYTE5	MEM_4BS	MEM_DATA	MEM_A DQ<47..40>	15C7 28B5 28B7
	MEM_A DQ BYTE6	MEM_4BS	MEM_DATA	MEM_A DQ<55..48>	1507 28B5 28B7
	MEM_A DQ BYTE7	MEM_4BS	MEM_DATA	MEM_A DQ<63..56>	1507 28A5 28A7
	MEM_A DQ BYTE8	MEM_4BS	MEM_DATA	MEM_A DM<0>	15A7 28C4
	MEM_A DQ BYTE1	MEM_4BS	MEM_DATA	MEM_A DM<1>	15A7 28C2
	MEM_A DQ BYTE2	MEM_4BS	MEM_DATA	MEM_A DM<2>	15A7 28B4
	MEM_A DQ BYTE3	MEM_4BS	MEM_DATA	MEM_A DM<3>	15A7 28C2
	MEM_A DQ BYTE4	MEM_4BS	MEM_DATA	MEM_A DM<4>	15A7 28B5
	MEM_A DQ BYTE5	MEM_4BS	MEM_DATA	MEM_A DM<5>	1587 28B7
	MEM_A DQ BYTE6	MEM_4BS	MEM_DATA	MEM_A DM<6>	1587 28B5
	MEM_A DQ BYTE7	MEM_4BS	MEM_DATA	MEM_A DM<7>	1587 28A7
	MEM_A DQS0	MEM_T8D	MEM_DQS	MEM_A DQS P<0>	1505 28C2
	MEM_A DQS0	MEM_T8D	MEM_DQS	MEM_A DQS N<0>	1505 28C2
	MEM_A DQS1	MEM_T8D	MEM_DQS	MEM_A DQS P<1>	1505 28C4
	MEM_A DQS1	MEM_T8D	MEM_DQS	MEM_A DQS N<1>	1505 28C4
	MEM_A DQS2	MEM_T8D	MEM_DQS	MEM_A DQS P<2>	1505 28B2
	MEM_A DQS2	MEM_T8D	MEM_DQS	MEM_A DQS N<2>	1505 28B2
	MEM_A DQS3	MEM_T8D	MEM_DQS	MEM_A DQS P<3>	1505 28C4
	MEM_A DQS3	MEM_T8D	MEM_DQS	MEM_A DQS N<3>	1505 28C4
	MEM_A DQS4	MEM_T8D	MEM_DQS	MEM_A DQS P<4>	1505 28B7
	MEM_A DQS4	MEM_T8D	MEM_DQS	MEM_A DQS N<4>	1505 28B7
	MEM_A DQS5	MEM_T8D	MEM_DQS	MEM_A DQS P<5>	1505 28B5
	MEM_A DQS5	MEM_T8D	MEM_DQS	MEM_A DQS N<5>	1505 28B5
	MEM_A DQS6	MEM_T8D	MEM_DQS	MEM_A DQS P<6>	1505 28B7
	MEM_A DQS6	MEM_T8D	MEM_DQS	MEM_A DQS N<6>	1505 28B7
	MEM_A DQS7	MEM_T8D	MEM_DQS	MEM_A DQS P<7>	1505 28A5
	MEM_A DQS7	MEM_T8D	MEM_DQS	MEM_A DQS N<7>	1505 28A5
	MEM_B CLK	MEM_T8D_VDD	MEM_CLK	MEM_B CLK P<5..0>	1581 29C5 29C7
	MEM_B CLK	MEM_T8D_VDD	MEM_CLK	MEM_B CLK N<5..0>	1581 29C5 29C7
	MEM_B CNT1	MEM_4BS_VDD	MEM_CTR1	MEM_B CKE<3..0>	15A1 29D5 29D7
	MEM_B CNT1	MEM_4BS_VDD	MEM_CTR1	MEM_B CS L<3..0>	1581 29C5 29C7
	MEM_B CNT1	MEM_4BS_VDD	MEM_CTR1	MEM_B ODT<3..0>	15A1 29C5
	MEM_B CMD	MEM_4BS_VDD	MEM_CMD	MEM_B A<14..0>	1581 15C1 29C5 29C7
	MEM_B CMD	MEM_4BS_VDD	MEM_CMD	MEM_B BA<2..0>	15C1 29C5 29C7
	MEM_B CMD	MEM_4BS_VDD	MEM_CMD	MEM_B RAS L	15C1 29C5
	MEM_B CMD	MEM_4BS_VDD	MEM_CMD	MEM_B CAS L	15C1 29C7
	MEM_B CMD	MEM_4BS_VDD	MEM_CMD	MEM_B WE L	15C1 29C7
	MEM_B DQ BYTE0	MEM_4BS	MEM_DATA	MEM_B DQ<7..0>	1583 29C2 29C4 29D2 29D4
	MEM_B DQ BYTE1	MEM_4BS	MEM_DATA	MEM_B DQ<15..8>	1583 29C2 29C4
	MEM_B DQ BYTE2	MEM_4BS	MEM_DATA	MEM_B DQ<23..16>	1583 15C3 29C2 29C4
	MEM_B DQ BYTE3	MEM_4BS	MEM_DATA	MEM_B DQ<31..24>	15C3 29B2 29B4 29C2 29C4
	MEM_B DQ BYTE4	MEM_4BS	MEM_DATA	MEM_B DQ<39..32>	15C3 29B5 29B7
	MEM_B DQ BYTE5	MEM_4BS	MEM_DATA	MEM_B DQ<47..40>	15C3 29B5 29B7
	MEM_B DQ BYTE6	MEM_4BS	MEM_DATA	MEM_B DQ<55..48>	1503 29B5 29B7
	MEM_B DQ BYTE7	MEM_4BS	MEM_DATA	MEM_B DQ<63..56>	1503 29A5 29A7
	MEM_B DQ BYTE8	MEM_4BS	MEM_DATA	MEM_B DM<0>	15A3 29C4
	MEM_B DQ BYTE1	MEM_4BS	MEM_DATA	MEM_B DM<1>	15A3 29C2
	MEM_B DQ BYTE2	MEM_4BS	MEM_DATA	MEM_B DM<2>	15A3 29C2
	MEM_B DQ BYTE3	MEM_4BS	MEM_DATA	MEM_B DM<3>	15A3 29B4
	MEM_B DQ BYTE4	MEM_4BS	MEM_DATA	MEM_B DM<4>	15A3 29B5
	MEM_B DQ BYTE5	MEM_4BS	MEM_DATA	MEM_B DM<5>	1583 29B7
	MEM_B DQ BYTE6	MEM_4BS	MEM_DATA	MEM_B DM<6>	1583 29B5
	MEM_B DQ BYTE7	MEM_4BS	MEM_DATA	MEM_B DM<7>	1583 29A7
	MEM_B DQS0	MEM_T8D	MEM_DQS	MEM_B DQS P<0>	1501 29C2
	MEM_B DQS0	MEM_T8D	MEM_DQS	MEM_B DQS N<0>	1501 29C2
	MEM_B DQS1	MEM_T8D	MEM_DQS	MEM_B DQS P<1>	1501 29C4
	MEM_B DQS1	MEM_T8D	MEM_DQS	MEM_B DQS N<1>	1501 29C4
	MEM_B DQS2	MEM_T8D	MEM_DQS	MEM_B DQS P<2>	1501 29C4
	MEM_B DQS2	MEM_T8D	MEM_DQS	MEM_B DQS N<2>	1501 29C4
	MEM_B DQS3	MEM_T8D	MEM_DQS	MEM_B DQS P<3>	1501 29B2
	MEM_B DQS3	MEM_T8D	MEM_DQS	MEM_B DQS N<3>	1501 29B2
	MEM_B DQS4	MEM_T8D	MEM_DQS	MEM_B DQS P<4>	1501 29B7
	MEM_B DQS4	MEM_T8D	MEM_DQS	MEM_B DQS N<4>	1501 29B7
	MEM_B DQS5	MEM_T8D	MEM_DQS	MEM_B DQS P<5>	1501 29B5
	MEM_B DQS5	MEM_T8D	MEM_DQS	MEM_B DQS N<5>	1501 29B5
	MEM_B DQS6	MEM_T8D	MEM_DQS	MEM_B DQS P<6>	1501 29B7
	MEM_B DQS6	MEM_T8D	MEM_DQS	MEM_B DQS N<6>	1501 29B7
	MEM_B DQS7	MEM_T8D	MEM_DQS	MEM_B DQS P<7>	1501 29A5
	MEM_B DQS7	MEM_T8D	MEM_DQS	MEM_B DQS N<7>	1501 29A5
	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP VDD	16C6
	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP GND	16C6

Memory Constraints

SYNC_MASTER=T18_MLB	SYNC_DATE=01/04/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

1

051-7537

SCALE

101

[illegible]

100

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_USB_RB1AS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13C3 1907
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L	
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	1902 1907
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	1902 1907
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R	19C5
	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP	19C5
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19B3 39C8 41D3 41D5
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19C3 39C8 41D5
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19B3 26D4
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	19B3 38C4
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	25C1 39C8
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	26B1 41D3
USB_EXTN	USB_90D	USB	USB_EXTN_P	26D3 37A8
	USB_90D	USB	USB_EXTN_N	26D3 37A8
	USB_90D	USB	USB_EXTN_MUXED_P	37C4
	USB_90D	USB	USB_EXTN_MUXED_N	37C4
	USB_90D	USB	CONN_USB_EXTN_P	37C3
	USB_90D	USB	CONN_USB_EXTN_N	37C3
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	26D3 31B5
	USB_90D	USB	USB_CAMERA_N	26D3 31B5
	USB_90D	USB	USB_CAMERA_CONN_P	7D5 31B7
	USB_90D	USB	USB_CAMERA_CONN_N	7D5 31B7
USB_BT	USB_90D	USB	USB_BT_P	26C3 31B5
	USB_90D	USB	USB_BT_N	26C3 31B5
	USB_90D	USB	CONN_USB2_BT_P	7C5 31B7
	USB_90D	USB	CONN_USB2_BT_N	7C5 31B7
USB_TPAD	USB_90D	USB	USB_TPAD_P	26D3 47B8
	USB_90D	USB	USB_TPAD_N	26D3 47B8
	USB_90D	USB	USB_TPAD_R_P	47B7
	USB_90D	USB	USB_TPAD_R_N	47B7
USB_IR	USB_90D	USB	USB_IR_P	26D3 38C7
	USB_90D	USB	USB_IR_N	26D3 38C7
USB_EXTB	USB_90D	USB	USB_EXTB_P	26C3 37A4
	USB_90D	USB	USB_EXTB_N	26C3 37A4
	USB_90D	USB	CONN_USB_EXTB_P	37A3
	USB_90D	USB	CONN_USB_EXTB_N	37A3
MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND	26B4
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13B6 21C3 42D8
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13B6 21C3 42D8
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21C3 42C8
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21C3 42C8
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21D2 51C7
	HDA_55S	HDA	HDA_BIT_CLK_R	21A7 21D4
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21C2 51C7
	HDA_55S	HDA	HDA_SYNC_R	21A7 21C4
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	21A7 21D4
	HDA_55S	HDA	HDA_RST_L	21D2 51B7
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21D7 51C7
	HDA_55S	HDA	HDA_SDIN_CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21D2 51C7
	HDA_55S	HDA	HDA_SDOUT_R	21A7 21D4
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	21C7
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21B3 26B4
	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26B1 39C5
SPI_CLK	SPT_55S	SPT	SPI_CLK_R	21B3 41A5 41C8
	SPT_55S	SPT	SPI_CLK	41A1 58C5
	SPT_55S	SPT	SPI_ALT_CLK	41C5 41D3
SPI_MOSI	SPT_55S	SPT	SPI_MOSI_R	21B3 41A5 41C7
	SPT_55S	SPT	SPI_MOSI	41B1 58C4
	SPT_55S	SPT	SPI_ALT_MOSI	41C5 41D5
SPI_MISO	SPT_55S	SPT	SPI_MISO	21B3 41A5 41B7
	SPT_55S	SPT	SPI_MISO_R	58C4
	SPT_55S	SPT	SPI_ALT_MISO	41B5 41D5
SPI_CS0	SPT_55S	SPT	SPI_CS0_R_L	21B3 41B7
	SPT_55S	SPT	SPI_CS0_L	
	SPT_55S	SPT	SPI_CS1_R_L	
	SPT_55S	SPT	SPI_CS1_R_L_USE_MLB	41B2

8

7

6

5

4

3

2

1

SIZE

D

SCALE

NONE

DRAWING_NUMBER

051-7537

SHT

103

OF

109

REV.

A

APPLE INC.

MCP Constraints 2

SYNC_MASTER=T18_MLB

SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4


88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	MCP MII COMP	MCP_MII_COMP		MCP MII COMP VDD 18C6
	MCP MII COMP	MCP_MII_COMP		MCP MII COMP GND 18C6
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R 18C3 34A5
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1 3386 34A3
	ENET_INTR_I	ENET_MII_55S	ENET_MII	ENET_INTR_L
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO 18C3 3386
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC 18C3 3386
	ENET_PWRDOWN_I	ENET_MII_55S	ENET_MII	ENET_PWRDOWN_L
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R 33C4
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK 18D6 33C1
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0> 3384 33C4
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0> 18D6 33C1
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1> 18D6 3381 33C1
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL 18D6 3381
		ENET_MII_55S	ENET_MII	ENET_RXCTL_R 3384
		ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R 33C6
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK 18D3 33C8
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0> 18D3 33C6
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1> 18D3 3386 33C6
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL 18C3 3386
		ENET_MII_55S	ENET_MII	ENET_RESET_L 18C3 3387
	ENET_MDI	ENET_MDI_10B0	ENET_MDI	ENET_MDI_P<3..0> 3383 3587 35C7
		ENET_MDI_10B0	ENET_MDI	ENET_MDI_N<3..0> 3383 3587 35C7
		ENET_MDI_10B0	ENET_MDI	ENET_MDI_TRAN_P<3..0> 3584 35C4 35C5
		ENET_MDI_10B0	ENET_MDI	ENET_MDI_TRAN_N<3..0> 3584 35C4 35C5



[illegible]