

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K36

MLB

SCHEMATIC

REFERENCED FROM M70

8/9/2007

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

?

?

?

?

?

Page

(.csa)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

37

38

39

40

41

42

43

44

45

Contents

Table of Contents

System Block Diagram

Power Block Diagram

CONFIGURATION OPTIONS

Revision History

FUNC TEST 1 OF 2

Power Aliases

SIGNAL ALIAS /RESET

CPU FSB

CPU Power & Ground

CPU Decoupling & VID

CPU ITP700FLEX DEBUG

NB CPU Interface

NB PEG / Video Interfaces

NB Misc Interfaces

NB DDR2 Interfaces

NB Power 1

NB Power 2

NB Grounds

NB Standard Decoupling

NB Graphics Decoupling

SB Enet, Disk, FSB, LPC

SB PCI, PCIE, DMI, USB

SB Pwr Mgt, GPIO, Clink

SB Power & Ground

SB Decoupling

SB Misc

Clock (CK505)

Clock Termination

DDR2 SO-DIMM Connector A

DDR2 SO-DIMM Connector B

Memory Active Termination

Ethernet (Yukon)

Yukon Power Control

ETHERNET CONNECTOR

FIREWIRE CONTROLLER

FIREWIRE PORT

PATA CONNECTOR

SATA CONNECTOR

USB EXTERNAL CONNECTORS

CONNECTOR MISC

IR CONTROLLER & BT INTERFACE

SMC

SMC SUPPORT

RX

RX

MK

RX

RX

RX

MK

RX

RX

RX

RX

RX

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES

ES


ES

ES

ES

ES

ES



[illegible]

SYNC_MASTER=POWER	SYNC_DATE=06/30/2005
-------------------	----------------------

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

SIZE	DRAWING NUMBER	REV.
------	----------------	------

SIZE	DRAWING NUMBER	REV.
D	051-7455	01

SCALE	SHT	OF
NONE	3	76

D

C

B

A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:Z55	CRITICAL	GOOD
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:Z56	CRITICAL	BETTER
826-4393	1	LBL, P/N LABEL, PCB, 28MMX6MM	EEE:Z57	CRITICAL	BEST

LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT	0.018	
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT	0.018	
TOTAL	1.276	---

D

C

B

A

SYNC_MASTER=SMC SYNC_DATE=07/18/2005

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR


SIZE	DRAWING NUMBER	REV.
D	051-7455	01


SCALE	SHT	OF
NONE	4	76



APPLE INC.

	8	7	6	5	4	3	2	1
	Functional Test Points							
	Power Supply NO_TESTS		Fan Connectors		Battery Digital Connector			
	NO_TEST		FUNC_TEST		FUNC_TEST			
	IMVP6_RBIAS 59A4 59B7		TRUE =PP5V_S0_FAN_RT 7A7 58C4		TRUE SMC_BS_ALRT_L 44C5 45C5 57A2			
	IMVP6_COMP 59A4 59B7		TRUE FAN_RT_PWM 58B3		TRUE SMBUS_BATT_SCL_F 57A5			
	5VS5_RUNSS 63B5 65C5		TRUE FAN_RT_TACH 58C3		TRUE SMBUS_BATT_SDA_F 57A5			
	1V5S0_RUNSS 60B1 61B5		TRUE =PP3V3_S0_FAN_RT 7C4 56C4					
			TRUE SMC_FAN_1_CTL 44A8 56B4		TRUE BATT_POS 57B5			
			TRUE SMC_FAN_1_TACH 44A8 56C4		TRUE BATT_NEG 57A5			
	CLOCK NO_TESTS		LPC+ Debug Connector		Audio FUNC_TEST			
	NO_TEST		FUNC_TEST		TRUE =PP5V_S0_AUDIO_AMP 7A7 54B8 54C8 54D8			
	TRUE CK505_CPU0_N 28C4 29D6 75D3		TRUE =PP3V42_G3H_LPCPLUS 7B1 46C6		TRUE =PP5V_S0_AUDIO 7A7 53A7 56C4			
	TRUE CK505_CPU0_P 28C4 29D6 75D3		TRUE =PP5V_S0_LPCPLUS 7A7 46C6		TRUE GND_AUDIO_AMP 8A4			
	TRUE CK505_CPU1_N 28C4 29D6 75D3		TRUE LPC_AD<0> 22D4 44C8 46C6		TRUE GND_AUDIO_CODEC 8B4			
	TRUE CK505_CPU1_P 28C4 29D6 75D3		TRUE LPC_AD<1> 22D4 44C8 46C6		TRUE ACZ_SDATAIN<0> 8A5 53C7			
	TRUE CK505_CPU2_ITP_SRC10_N 28C4 29D6 75D3		TRUE LPC_FRAME_L 22D4 44C8 46B6		TRUE ACZ_SDATAOUT 8A5 53C7			
	TRUE CK505_DOT96_27M_N 28A4 29B6 75D3		TRUE PM_CLKRUN_L 24C8 37A5 44C5 46B6		TRUE ACZ_BITCLK 8A5 53C7			
	TRUE CK505_DOT96_27M_P 28A4 29B6 75D3		TRUE BOOT_LPC_SPI_L 23B5 46B6		TRUE ACZ_RST_L 8A5 53B7			
	TRUE CK505_LVDS_N 28B4 29C6 75C3		TRUE SMC_TMS 44B5 45C5 46B6		TRUE ACZ_SYNC 8A5 53C7			
	TRUE CK505_LVDS_P 28B4 29C6 75D3		TRUE SMC_DEBUG_RESET_L 27D1 46B6					
	TRUE CK505_PCIF1_CLK 28B6 29B6 75D3		TRUE SMC_TRST_L 44C1 46B6		Battery FUNC_TEST			
					TRUE SMC_BATT_ISET 44B5 66A8			
	TRUE CK505_SRC2_N 28B4 29C6 75C3				TRUE SMC_BATT_CHG_EN 44C8 45B6 66A4			
	TRUE CK505_SRC2_P 28B4 29C6 75C3				TRUE SMC_BC_A0K 66A6 44C5 45B6 57C3			
					TRUE SMC_MD1 44D1 46B6			
	TRUE CK505_SRC4_N 28B4 29C6 75C3				TRUE SMC_TX_L 41A8 44B8 44C5 45D5			
	TRUE CK505_SRC4_P 28B4 29C6 75C3				TRUE FWH_INIT_L 46B6			
	TRUE CK505_SRC5_N 28B4 29C6 75C3				TRUE PCI_CLK33M_LPCPLUS 29B3 46C4 75C3			
	TRUE CK505_SRC5_P 28B4 29C6 75C3				TRUE LPC_AD<2> 22D4 44C8 46C4			
	TRUE CK505_SRC6_N 28B4 29C6 75C3				TRUE LPC_AD<3> 22D4 44C8 46C4			
	TRUE CK505_SRC6_P 28B4 29C6 75C3				TRUE INT_SERIRQ 24C8 44C8 46B4			
					TRUE PM_SUS_STAT_L 24D5 44C5 46B4			
					TRUE SMC_TDI 44B5 45C5 46B4			
					TRUE SMC_TCK 44B5 45C5 46B4			
					TRUE SMC_RESET_L 44C3 45D7 46B4			
					TRUE SMC_NMI 44C1 46B4			
					TRUE SMC_RX_L 41A8 44B8 44C5 45D5			
					TRUE LINDACARD_GPIO 24A7 24D5 46B4			





Current numbers from Merom for Santa Rosa EMTS, doc #22221.

CPU Power & Ground

SYNC_MASTER=T9_MLB_NOME

SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

SCALE

SHT


OF

76

D

051-7455

01



CPU ITP700FLEX DEBUG SUPPORT

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR#) TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG			
SYNC_MASTER=MASTER SYNC_DATE=5/23/05			
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE D	DRAWING NUMBER 051-7455	REV. 01	
SCALE NONE	SHT 12	OF 76	

APPLE INC.

8 7 6 5 4 3 2 1

D

C

B

A

CPU ITP700FLEX DEBUG SUPPORT

ITP
CRITICAL
11302
QT500306-L021-9F
M-ST-SM

12B3 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0 CPU
NOSTUFF
R1301
54.9k
1%
06 16W
2402

78B3 9C6 9A7 (IN)
XDP_TDO

78B3 9C6 9A7 (OUT)
XDP_TDI

78A3 9C6 9A7 (OUT)
XDP_TRST_L

78B3 12B2 9C6 9A7 (OUT)
XDP_TCK

29D3 (IN)
XDP_TDO

78B3 9C6 9B7 (OUT)
XDP_TMS

14D5 67A7 (OUT)
LVDS_CTRL_DATA

14D5 67A7 (OUT)
LVDS_CTRL_CLK

78B3 9C6 9A7 (OUT)
XDP_TCK(FB0)

78A3 9C6 9A7 (OUT)
XDP_BPM_L<5>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<4>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<2>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<1>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<0>

9B2 22C4 78C3 (OUT)
CPU_PWRGD

12C5 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0 CPU

1%
06 16W
2402
R1300
22.6k

1%
06 16W
2402
R1302
22.6k

1%
06 16W
2402
R1301
54.9k

1%
06 16W
2402
C1300
0.1uF

1%
06 16W
2402
C1301
0.1uF

27C6 9C6 (OUT)
XDP_DBRESET_L

78A3 9C6 9A7 (OUT)
XDP_TCK

78A3 9C6 9A7 (OUT)
XDP_TDI

78A3 9C6 9A7 (OUT)
XDP_TRST_L

78A3 9C6 9A7 (OUT)
XDP_TDO

78A3 9C6 9A7 (OUT)
XDP_TMS

78A3 9C6 9A7 (OUT)
XDP_TCK(FB0)

78A3 9C6 9A7 (OUT)
XDP_BPM_L<5>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<4>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<2>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<1>

78A3 9C6 9A7 (OUT)
XDP_BPM_L<0>

9B2 22C4 78C3 (OUT)
CPU_PWRGD

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR#) TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01

APPLE INC.

SCALE: NONE SH: 12 OF 76

CPU ITP700FLEX DEBUG SUPPORT

The schematic diagram illustrates the debug support circuitry for the CPU ITP700FLEX. It shows the connection of various signals from the CPU to the ITP700FLEX connector. Key components include:

- Resistors:** R1301 (54.9k), R1302 (22.6k), R1300 (22.6k).
- Capacitors:** C1300 (0.1uF).
- Connectors:** =PP1V05_S0_CPU, XDP_TDI, XDP_TRST_L, XDP_TCK, ITP_IDO, CPU_XDP_CLK_N, ITPRESET_L, XDP_BPM_L<3>, XDP_DBRESET_L, =PP1V05_S0_CPU, C1300, 516S0394.
- Signals:** XDP_TD0, FSB_CPURST_L, XDP_TMS, LVDS_CTRL_DATA, LVDS_CTRL_CLK, XDP_TCK(FB0), XDP_BPM_L<5>, XDP_BPM_L<4>, XDP_BPM_L<2>, XDP_BPM_L<1>, XDP_BPM_L<0>, CPU_PWRGD.

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR#) TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FB0 PIN.

CPU ITP700FLEX DEBUG			
SYNC_MASTER=MASTER SYNC_DATE=5/23/05			
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7455	01	
SCALE	SHT	OF	REV.
NONE	12	76	

8 7 6 5 4 3 2 1

D

C

B

A

CPU ITP700FLEX DEBUG SUPPORT

ITP
CRITICAL
11302
QT500306-L021-9F
M-ST-SM

12B3 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU
NOSTUFF
R1301
54.9k
1%
0614
2402

78B3 9C6 9A7 (IN)
XDP_TDO

78B3 9C6 9A7 (OUT)
XDP_TDI

78A3 9C6 9A7 (OUT)
XDP_TRST_L

78B3 12B2 9C6 9A7 (OUT)
XDP_TCK

29D3 (IN)
ITP_TDO

12C5 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU

78B3 9C6 9A7 (IN)
FSB_CPURST_L

ITP
R1302
22.6k
1%
0614
402

ITP
R1300
22.6k
1%
0614
402

27C6 9C6 (OUT)
XDP_DBRESET_L

(FROM CK505 HOST 133/167MHz)

78A3 9C6 (IN)
CPU_XDP_CLK_N

ITP
C1300
0.1uF
1%
0614
402

12C5 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU

78A3 9C6 (IN)
ITPRESET_L

78A3 9C6 (OUT)
XDP_BPM_L<3>

78B3 9C6 9B7 (OUT)
XDP_TMS

78B3 12B3 9C6 9A7 (OUT)
LVDS_CTRL_DATA

14D5 67A7 (OUT)
LVDS_CTRL_CLK

78B3 9C6 9A7 (OUT)
XDP_TCK(FB0)

78A3 9C6 (OUT)
XDP_BPM_L<5>

78A3 9C6 (OUT)
XDP_BPM_L<4>

78A3 9C6 (OUT)
XDP_BPM_L<2>

78A3 9C6 (OUT)
XDP_BPM_L<1>

78A3 9C6 (OUT)
XDP_BPM_L<0>

9B2 22C4 78C3 (OUT)
CPU_PWRGD

516S0394

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR#) TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG			
SYNC_MASTER=MASTER SYNC_DATE=5/23/05			
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	D	DRAWING NUMBER	051-7455
SCALE	NONE	SHT	12 OF 76
APPLE INC.		REV. 01	

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

D

C

B

A

CPU ITP700FLEX DEBUG SUPPORT

ITP
CRITICAL
11302
QT500306-L021-9F
M-ST-SM

12B3 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU
NOSTUFF
R1301
54.9k
1%
06-1F
2402

78B3 9C6 9A7 (IN)
XDP_TDO

78B3 9C6 9A7 (OUT)
XDP_TDI

78A3 9C6 9A7 (OUT)
XDP_TRST_L

78B3 12B2 9C6 9A7 (OUT)
XDP_TCK

29D3 (IN)
ITP_TDO

(FROM CK505 HOST 133/167MHz)
CPU_XDP_CLK_N

78A3 9C6 (IN)
ITPRESET_L

78A3 9C6 (IO)
XDP_BPM_L<3>

27C6 9C6 (OUT)
XDP_DBRESET_L

12C5 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU

1
0.1uF
1%
18V
482
C1300

2
0.1uF
1%
18V
482
C1301

78B3 9C6 9B7 (IN)
XDP_TMS

14D5 67A7 (IN)
LVDS_CTRL_DATA

14D5 67A7 (IN)
LVDS_CTRL_CLK

78B3 12B3 9C6 9A7 (OUT)
XDP_TCK(FB0)

78A3 9C6 (OUT)
XDP_BPM_L<5>

78A3 9C6 (IO)
XDP_BPM_L<4>

78A3 9C6 (IO)
XDP_BPM_L<2>

78A3 9C6 (IO)
XDP_BPM_L<1>

78A3 9C6 (IO)
XDP_BPM_L<0>


9B2 22C4 78C3 (IN)
CPU_PWRGD

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR#) TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG			
SYNC_MASTER=MASTER SYNC_DATE=5/23/05			
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	D	DRAWING NUMBER	051-7455
SCALE	NONE	SHT	12 OF 76
APPLE INC.		REV. 01	

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

D

C

B

A

CPU ITP700FLEX DEBUG SUPPORT

ITP
CRITICAL
11302
QT500306-L021-9F
M-ST-SM

12B3 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU
NOSTUFF
R1301
54.9k
1%
06-1F
2402

78B3 9C6 9A7 (IN) XDP_TDO

78B3 9C6 9B7 (OUT) XDP_TDI

78A3 9C6 9A7 (OUT) XDP_TRST_L

78B3 12B2 9C6 9A7 (OUT) XDP_TCK

29D3 (IN) ITP_TDO

78A3 9C6 (IN) CPU_XDP_CLK_N

12C5 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU

12C5 11A3 10C7 9D5 9C5 9B6 9B5 7C7
=PP1V05_S0_CPU

27C6 9C6 (OUT) XDP_DBRESET_L

78A3 9C6 (IO) ITPRESET_L

78B3 9C6 9B7 (OUT) XDP_TMS

14D5 67A7 (OUT) LVDS_CTRL_DATA

14D5 67A7 (OUT) LVDS_CTRL_CLK

78B3 12B3 9C6 9A7 (OUT) XDP_TCK(FB0)

78A3 9C6 (OUT) XDP_BPM_L<5>

78A3 9C6 (OUT) XDP_BPM_L<4>

78A3 9C6 (OUT) XDP_BPM_L<2>

78A3 9C6 (OUT) XDP_BPM_L<1>

78A3 9C6 (OUT) XDP_BPM_L<0>

9B2 22C4 78C3 (OUT) CPU_PWRGD

1 0.1uF
18V
402
C1300

1 0.1uF
18V
402
C1301

1 22.6k
1%
06-1F
2402
R1300

1 22.6k
1%
06-1F
2402
R1302


(FROM CK505 HOST 133/167MHz)

(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR#) TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	12	76

APPLE INC.



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!


Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.

OMIT
U1400
CRESTLINE
FCBGA
(3 OF 10)

LVDS
PCI-EXPRESS GRAPHICS
TV
VGA



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7455

01

SCALE

SHT


OF

76

NONE

14

76



NB Misc Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NCTF balls are Not Critical To Function
These connections can break without impacting part performance.

NB Power 1

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE: NONE

D 051-7455

REV. 01

17

76



NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE		DRAWING NUMBER	REV.
D		051-7455	01
SCALE	SHT	OF	REV.
NONE	18	76	



APPLE INC.





SB BOOT BIOS SELECT		
I/F	GNT0#	
LPC	1	
SPI	0	

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST# = 0 AND PWROK = H
SPI_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)

PCI FRAME L		
7403 37A5 23A6	PCI FRAME L	R2423 1 2 8.2K
7403 37A5 23A6	PCI IRDY L	R2424 1 2 8.2K
7403 37A5 23A6	PCI TRDY L	R2425 1 2 8.2K
7403 37A5 23A6	PCI STOP L	R2426 1 2 8.2K
7403 37A5 23A6	PCI SERR L	R2427 1 2 8.2K
7403 37A5 23A6	PCI DEVSEL L	R2428 1 2 8.2K
7403 37A5 23A6	PCI PERR L	R2430 1 2 8.2K
7403 37A5 23A6	PCI LOCK L	R2429 1 2 8.2K
7403 37A5 23A6	PCI FW REQ L	R2432 1 2 8.2K
7403 23B6	PCI REQ1 L	R2431 1 2 8.2K
7403 23B6	PCI REQ2 L	R2433 1 2 8.2K
74C3 23A8	INT_PIRQA L	R2437 1 2 8.2K
74C3 23A8	INT_PIRQB L	R2436 1 2 8.2K
74C3 23A8	INT_PIROC L	R2438 1 2 8.2K
74C3 23A8	INT_PIROD L	R2439 1 2 8.2K
74C3 23A8	INT_PIROE L	R2440 1 2 8.2K
74C3 23A8	INT_PIROF L	R2441 1 2 8.2K
39C8 23A6	ODD_PWR_EN L	R2442 1 2 8.2K

SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

SB Power & Ground

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

11

SCALE

NONE

DRAWING NUMBER

D 051-7455


REV.

01

25

OF

76



SB Decoupling

SYNC_MASTER=WFERRY

SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

DRAWING NUMBER

D 051-7455

REV.

01

SCALE


NONE

SHT

26

OF

76



RTC Battery Connector

SB RTC Crystal Circuit

Silk: "SYS RST"

CPU VCORE PSI

Pulled a new APN for U2803(0.6mm max 2-input NAND gate-APN:311S0304 It may take a few days before this is done through This will allow us to sequence this part under wireless card

Initial resistor values are based on CRB, but may change after characterization.

SB Misc

SYNC_MASTER=NB SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE D DRAWING NUMBER 051-7455 REV. 01

SCALE NONE SHT 27 OF 76

SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902

ORIGINAL DESIGN:
USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.20HM FOR R2906,R2901 AND 10HM FOR R2902



FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

(FROM ICH8M GPIO15 STPPCI*)
(FROM ICH8M GPIO25 STPCPU*)
(CPU HOST 133/167MHZ)
(GMCH HOST 133/167MHZ)
(ITP HOST 133/167MHZ)
(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
(SLOT F - GPU PCI-E 100 MHZ)
(ICH8M DMI 100 MHZ)
(SLOT D - 4 LANE PCI-E FOR EXPRESSCARD)
(ICH SATA 100 MHZ)
(FROM ICH8M GPIO35)
(GMCH G CLKIN 100 MHZ)
(FROM GMCH CLK_REQ*)
(WIRELESS PCI-E 100 MHZ)
(DB400 SRC)
(SLOT E)
(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
(FROM ICH8M)
(ICH8M USB 48MHZ)
(ICH8M,SIO,LPC REF. 14.318MHZ)

Clock (CK505)

SYNC_MASTER=DSIMON

SYNC_DATE=06/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE
NONE

D 051-7455

REV.
01

DRAWING NUMBER

28 OF 76




CLK Termination

CLKREQ Controls

FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	0	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
FOR MANUAL CPU FREQUENCY

CPU speed is currently set to 200MHZ



Place close to CLK Gen
For reducing noise coupling to wireless frequencies

Clock Termination

SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

01

051-7455

D


SCALE

SHT

OF


76

NONE



DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2 S0-DIMM Connector A

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE


SIZE: D

DRAWING NUMBER: 051-7455

REV.: 01


SRT: 30

OF: 76



DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes

- Power aliases required by this page:
- PP1V8_S3_MEM
 - PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- I2C_MEM_SCL
 - I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)
- NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.

DDR2 S0-DIMM Connector B

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7455

SHT

31

REV.


01

OF

76



APPLE INC.



D

C

B


A

D

C

B

A



AIRPORT CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	33	76

Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

Yukon EC
No link: 171 mA
10 Mbps: 179 mA
100 Mbps: 203 mA
1000 Mbps: 426 mA

Yukon Ultra
No link: 130 mA
10 Mbps: 130 mA
100 Mbps: 150 mA
1000 Mbps: 290 mA

Yukon EC
No link: 4 mA
10 Mbps: 4 mA
100 Mbps: 4 mA
1000 Mbps: 4 mA

Yukon Ultra
No link: 60 mA
10 Mbps: 70 mA
100 Mbps: 70 mA
1000 Mbps: 80 mA

Yukon EC (2.5V)
No link: 82 mA
10 Mbps: 108 mA
100 Mbps: 126 mA
1000 Mbps: 218 mA

Yukon Ultra (1.8V)
No link: 0 mA
10 Mbps: 30 mA
100 Mbps: 40 mA
1000 Mbps: 150 mA

=YUKON_EC_PP2V5_ENET

Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
Yukon Ultra: Alias to GND

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

ENET_MDI17

ENET_MDI18

ENET_MDI19

ENET_MDI20

ENET_MDI21

ENET_MDI22

ENET_MDI23

ENET_MDI24

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

ENET_MDI17

ENET_MDI18

ENET_MDI19

ENET_MDI20

ENET_MDI21

ENET_MDI22

ENET_MDI23

ENET_MDI24

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

ENET_MDI17

ENET_MDI18

ENET_MDI19

ENET_MDI20

ENET_MDI21

ENET_MDI22

ENET_MDI23

ENET_MDI24

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

ENET_MDI17

ENET_MDI18

ENET_MDI19

ENET_MDI20

ENET_MDI21

ENET_MDI22

ENET_MDI23

ENET_MDI24

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

ENET_MDI17

ENET_MDI18

ENET_MDI19

ENET_MDI20

ENET_MDI21

ENET_MDI22

ENET_MDI23

ENET_MDI24

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

ENET_MDI17

ENET_MDI18

ENET_MDI19

ENET_MDI20

ENET_MDI21

ENET_MDI22

ENET_MDI23

ENET_MDI24

PCIE_ENET_D2R_P

PCIE_ENET_D2R_N

PCIE_ENET_R2D_C_P

PCIE_ENET_R2D_C_N

PCIE_CLK100M_ENET_P

PCIE_CLK100M_ENET_N

=ENET_CLKREQ_L

PCIE_WAKE_L

ENET_RESET_L

ENET_MDI_P<0>

ENET_MDI_N<0>

ENET_MDI_P<1>

ENET_MDI_N<1>

ENET_MDI_P<2>

ENET_MDI_N<2>

ENET_MDI_P<3>

ENET_MDI_N<3>

ENET_MDI0

ENET_MDI1

ENET_MDI2

ENET_MDI3

ENET_MDI4

ENET_MDI5

ENET_MDI6

ENET_MDI7

ENET_MDI8

ENET_MDI9

ENET_MDI10

ENET_MDI11

ENET_MDI12

ENET_MDI13

ENET_MDI14

ENET_MDI15

ENET_MDI16

D

C


B

A

ENET Enable Generation


"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power

1.9V ENET LDO



$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO



Yukon Power Control

SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE


NONE

SHT

35

OF

76



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN, 8P RJ-45 JACK, TH, M63, LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN, 8P RJ-45 JACK, TH, BLACK, LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR

SYNC_MASTER=USB

SYNC_DATE=09/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7455

REV.

01

SCALE

NONE


SHT

36

OF

76

1



both pull up resistors
on SB page.

CORE RAIL 5V
ODD detect need less than 100ms include OS latency
ODD_PWR_EN_L is OD and core well

This signal has integrated series resistor and pull down in ICH8M
Indicates disk presence, to SMC

PATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
	D 051-7455	01
SCALE	SHT 39 OF 76	
NONE		



SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
	D 051-7455	01
SCALE	SHT	OF
NONE	40	76



USB 2.0 CONNECTORS

L4602 CRITICAL
FERR-120-OHM-1.5A MIN_LINE_WIDTH=0.6MM VOLTAGE=5V

PLACE L4600 NEAR J4600
ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS
CRITICAL
L4600 Monitor SMT for tombstone

OMIT
CRITICAL
J4600
USB-M71-MG3
F-RT-TH

PP5V_S3_USB2_EXT*_F
USB2_EXT*_F_N
USB2_EXT*_F_P
USB2_GND_EXT*_F
C4602 0.010UF
C4603 0.010UF
514-0457

LAYOUT NOTE:C4602,C4603 ARE EMC BY-PASS CAPS FOR J4600

41C2 41A4 41A2 8CB =GND_CHASSIS_USB3

L4603 CRITICAL
FERR-120-OHM-1.5A MIN_LINE_WIDTH=0.6MM VOLTAGE=5V

PLACE L4601 NEAR J4601
ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS

CRITICAL
L4601 Monitor SMT for tombstone

OMIT
CRITICAL
J4601
USB-M71-MG3
F-RT-TH

PP5V_S3_USB2_EXT*_F
USB2_EXT*_F_N
USB2_EXT*_F_P
USB2_GND_EXT*_F
C4606 0.010UF
C4607 0.010UF
514-0457

LAYOUT NOTE:C4606,C4607 ARE EMC BY-PASS CAPS FOR J4601

41C4 41C2 41A4 8CB =GND_CHASSIS_USB

L4605 CRITICAL
FERR-120-OHM-1.5A MIN_LINE_WIDTH=0.6MM VOLTAGE=5V

USB EXTERNAL CONNECTORS

SYNC_MASTER=USB SYNC_DATE=06/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.
D 051-7455 01

SCALE SHT OF 76
NONE 41

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0457	2	CONN, 4P USB RCPT, MIDPLANE, MG3, LF	J4600, J4601	CRITICAL	NORMAL
514-0477	2	CONN, 4P USB RCPT, MIDPLANE, BLACK, LF	J4600, J4601	CRITICAL	FANCY

GEYSER AND DIMMØ REMOTE TEMP SENSORS



CONNECTOR MISC

SYNC_MASTER=USB SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7455	01


 APPLE INC.

SCALE	SHT	OF
NONE	42	76


IR CYPRESS ENCORE II USB CONTROLLER



BLUETOOTH





3G CONNECTOR



IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


A




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT OF	
NONE	44	76


SMC Reset Button / Brownout Detect



Debug Power Button




SMC Crystal Circuit




Is this the best part to use?

SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1278	353S1381	?	VR5065	TI REF3133


THESE NEED TO BE PULLED TO THE PROPER RAIL:



SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting



SYSTEM (SLEEP) LED CURRENT DRIVER

3.3V TO PBUS LEVEL SHIFTING



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0871	1	31.6, 1%, 1/16W, MF-LF, 402	R5050	NORMAL
114S0886	1	44.2, 1%, 1/16W, MF-LF, 402	R5050	FANCY

SMC SUPPORT

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

D 051-7455

01


NONE

SRT

45

OF

76



LPC+ Debug Connector

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SMBUS CONNECTIONS	
SYNC_MASTER=WFERRY	SYNC_DATE=06/01/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		47	76


PROCESSOR DCIN VOLTAGE SENSE

CPU CURRENT SENSE




Current Sense Calibration Circuit


Switches in fixed load on power supplies to calibrate current sense circuits



CPU VOLTAGE SENSE



GPU VOLTAGE SENSE



CPU Current & Voltage Sense

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	48	76





Fan

SYNC_MASTER=ENES\$SYNC_DATE=11/10/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	50	76



PAGE NOTES

INPUT
=PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 : FIRST REVISION OF PAGE
7/28/2005 : REMOVED BOARD PART AND UPDATED SYMBOL TO KXM52-2050
7/28/2005 : CONNECTED PD PIN TO SMC'S SMS_ONOFF_L

SMS

SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7455

REV.

01

SCALE


NONE

SHT

51


OF

76



SPI ROMs	
SYNC_MASTER=WFERRY	SYNC_DATE=04/26/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	NONE	SHT	52 OF 76



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE


D




DRAWING NUMBER: 051-7455

REV. 01

53

OF 76





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0459	1	CONN, 3.5MM COMBO AUDIO OUT, RA, MG3, LF	J6700	CRITICAL	NORMAL
514-0458	1	CONN, 3.5MM COMBO AUDIO IN, RA, MG3, LF	J6750	CRITICAL	NORMAL
514-0479	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J6700	CRITICAL	FANCY
514-0478	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J6750	CRITICAL	FANCY

AUDIO: JACK
SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO 0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO 0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTE)


CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A


PORT A DETECT PORT E DETECT (SPDIF DELEGATE)



MIC INPUT CIRCUITRY




Line-in (PORT C) DETECT




HP/LO DE-POP SWITCH
APN:353S1459

PORT A HP/LO



PORT C LI



AUDIO: JACK TRANSLATORS

SYNC_MASTER=M7BAUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	56	76

DC - JACK INTERFACE



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0466	376S0543	?	Q6950	A0S MOSFET
353S1717	353S1297	?	U6990	TI & NATIONAL

BATTERY INTERFACE



DC-In & Battery Connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TYPE	LOCALING NUMBER	DATE
------	-----------------	------

SIZE	DRAWING NUMBER	REVISION
D	051 3455	

D	051-7455
---	----------

INC.	SCALE	SHT	OF
------	-------	-----	----

NONE	57	76
------	----	----

[illegible]

1

D

C

Δ

D

AB

Δ

8

7

6

5


4

3

2

101

1.5V/1.05V POWER SUPPLY



LATEST ISSUE: 2006/12/22

1.5V / 1.05V Supplies
SYNC_MASTER=POWER SYNC_DATE=07/13/2005
A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D	DRAWING NUMBER 051-7455	REV. 01
SCALE NONE	SHT 61	OF 76

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$

Routing Note:

The discharge path (V01) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:

The discharge path (V02) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:

put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682,C7680	KEMET T520V330M016ATE0457600
128S0093	128S0092	?	C7640	KEMET T520V330M016ATE0457600
376S0448	376S0445	?	Q7620	KEMET T520V330M016ATE0457600

Placement Note:
R7601,C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605,R7603 close to U7600.

LATEST ISSUE: 2006/12/22

5V/3.3V Supplies

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SCALE	SHT	OF	REV.
NONE	63	76	01

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



LATEST ISSUE: 2007/3/8

3.42V/1.25V Switcher

SYNC_MASTER=ENETSYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

D 051-7455 01



SCALE NONE SHT 64 OF 76

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL



1.8V S3 RUN/SS CONTROL



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

LATEST ISSUE: 2006/12/22

S3 FET & S3/S5 Control

SYNC_MASTER=DSIMB DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE: NONE

DRAWING NUMBER: D 051-7455

REV: 01

SHEET: 65 OF 76

PBUS SUPPLY / BATTERY CHARGER

LATEST ISSUE: 2006/12/22

PBUS Supply/Battery Charger
SYNC_MASTER=SMC SYNC_DATE=08/19/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


DRAWING NUMBER: D 051-7455 REV. 01

SIZE: NONE SHT 66 OF 76

APPLE INC.

PBUS Supply/Battery Charger	
SYNC_MASTER=SMC	SYNC_DATE=08/19/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7455		01
	SCALE	SHT	OF	
	NONE	66	76	



EXTERNAL TMDS
SYNC_MASTER=GRAPHICS
DATE=06/06/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		68	76

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_ADS_L	906 13C3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BNR_L	906 13C3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI_L	906 13C3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BREQ0_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DBSY_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DEFER_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DPWR_L	982 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRDY_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HIT_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HITM_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_LOCK_L	906 13B3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS_L<2..0>	906 13A3
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY_L	906 13B3
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST_L	906 12B5 13A5
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_D_L<15..0>	904 13C5 13D5
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_DINV_L<0>	904 13B3
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<0>	904 13B3
	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<0>	904 13B3
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_D_L<31..16>	984 904 13C5
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_DINV_L<1>	984 13B3
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<1>	984 13B3
	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<1>	984 13B3
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_D_L<47..32>	902 13B5 13C5
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_DINV_L<2>	902 13B3
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<2>	902 13A3
	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<2>	902 13B3
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_D_L<63..48>	982 902 13B5
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_DINV_L<3>	982 13B3
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_P<3>	982 13A3
	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB_L_N<3>	982 13B3
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_A_L<16..3>	908 13C3 13D3
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_REQ_L<4..0>	908 908 13A3
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB_ADSTB_L<0>	908 13C3
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB_A_L<35..17>	908 13C3
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB_ADSTB_L<1>	908 13C3
CPU_IERR_L	CPU_55S		CPU_IERR_L	906
CPU_FERR_L	CPU_55S		CPU_FERR_L	908 22C2
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU_PROCHOT_L	908 45B5 45C3 59C8
CPU_PWRGD	CPU_55S		CPU_PWRGD	982 12B1 22C4
CPU_FROM_SB	CPU_55S		CPU_INTR	988 22C4
CPU_FROM_SB	CPU_55S		CPU_NMI	988 22C4
CPU_FROM_SB	CPU_55S		CPU_A20M_L	908 22C4
CPU_FROM_SB	CPU_55S		CPU_DPSLP_L	982 22C4
CPU_FROM_SB	CPU_55S		CPU_IGNNE_L	908 22C4
CPU_INIT_L	CPU_55S		CPU_INIT_L	906 22C4 45B2
CPU_FROM_SB	CPU_55S		CPU_SMI_L	988 22C4
CPU_FROM_SB	CPU_55S		CPU_STPCLK_L	988 22C4
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM_THRMTRIP_L	906 15A6 22C2 45B3
FSB_CPUSLP_L	CPU_55S		FSB_CPUSLP_L	9A2 15A5
PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	15A6 24C3 59D8
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	59C7
CPU_BSEL0	CPU_55S	CPU_2T01	CPU_BSEL<0>	984 29C6
(See above)	CPU_55S	CPU_2T01	NB_BSEL<0>	15C6 29C8
CPU_BSEL1	CPU_55S	CPU_2T01	CPU_BSEL<1>	9A4 29B6
(See above)	CPU_55S	CPU_2T01	NB_BSEL<1>	15C6 29B8
CPU_BSEL2	CPU_55S	CPU_2T01	CPU_BSEL<2>	9A4 29A6
(See above)	CPU_55S	CPU_2T01	NB_BSEL<2>	15B6 29B8
CPU DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP_L	982 15B6 22C4 59C7
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU_GTLREF	984
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	983
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	983
XDP_TDI	CPU_55S	CPU_ITP	XDP_TDI	987 906 12B3
XDP_TDO	CPU_55S	CPU_ITP	XDP_TDO	9A7 906 12B5
XDP_TMS	CPU_55S	CPU_ITP	XDP_TMS	987 906 12B2
XDP_TCK	CPU_55S	CPU_ITP	XDP_TCK	9A7 906 12B2 12B3
XDP_TRST_L	CPU_55S	CPU_ITP	XDP_TRST_L	9A7 906 12B3
XDP_BPM_L	CPU_55S	CPU_ITP	XDP_BPM_L<4..0>	906 12B2 12B3
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP_BPM_L<5>	906 12B2
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	75C3
CLK_FSB_100D	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	75C3
(FSB_CPURST_L)	CPU_55S	CPU_ITP	ITP_CPURST_L	
	CPU_55S	CPU_2T01	CPU_VID<6..0>	10B7 59C7
	CPU_55S	CPU_2T01	IMVP6_VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	10A6 59A4 59A5
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	10A6 59A4 59A5
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

8

7

6

5

4

3

2

1

CPU/FSB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: DRAWING NUMBER: D 051-7455 REV. 01

SCALE: NONE SHY 70 OF 76

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	1503 30A4 3004
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	1503 30A4 3004
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	1503 30C4 30C6 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	1503 30B4 30B6 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	15C3 30B4 30B6 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	15C6 16B5 16C5 30B4 30B6 30C4 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	16D5 30B4 30B6 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	16B5 30B4 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	16D5 30B6 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE L	16B5 30B6 32B6
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	16D8 30D4 30D6
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	16C8 30D4 30D6
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	16C8 30C4 30C6
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	16C8 30C4 30C6 30D4 30D6
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	16B8 16C8 30B4 30B6
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	16B8 30A4 30A6 30B4 30B6
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	16B8 30A4 30A6
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	16A8 16B8 30A4 30A6
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	16D5 30D4
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	16D5 30D4
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	16C5 30C6
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	16C5 30C4
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	16C5 30B4
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	16C5 30B6
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	16C5 30A6
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	16C5 30A4
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	16C5 30D6
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS N<0>	16C5 30D6
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	16C5 30D6
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS N<1>	16C5 30D6
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	16C5 30C4
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS N<2>	16C5 30C4
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	16C5 30C6
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS N<3>	16C5 30C6
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	16C5 30B6
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS N<4>	16C5 30B6
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	16C5 30B4
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS N<5>	16C5 30B4
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	16C5 30A4
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS N<6>	16C5 30A4
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	16C5 30A6
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS N<7>	16C5 30A6
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	15D3 31A4 31D4
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	15D3 31A4 31D4
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	15D3 31C4 31C6 32D5 32D6
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	15C3 15D3 31B4 31B6 32D6
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	15C3 31B4 31B6 32D6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	15C6 16B1 16C1 31B4 31B6 31C4 31C6 32A5 32B5
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	16D1 31B4 31B6 31C6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS L	16B1 31B4 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS L	16D1 31B6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE L	16B1 31B6 32A6
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	16D4 31D4 31D6
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	16C4 31D4 31D6
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	16C4 31C4 31C6
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	16C4 31C4 31C6
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	16B4 16C4 31B4 31B6
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	16B4 31A4 31A6 31B4 31B6
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	16B4 31A4 31A6
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	16A4 16B4 31A4 31A6
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	16D1 31D4
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	16D1 31D4
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	16C1 31C4
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	16C1 31C6
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	16C1 31B4
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	16C1 31A6
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	16C1 31A4
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	16C1 31A6
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	16C1 31D6
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS N<0>	16C1 31D6
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	16C1 31D6
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS N<1>	16C1 31D6
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	16C1 31C6
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS N<2>	16C1 31C6
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	16C1 31C4
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS N<3>	16C1 31C4
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	16C1 31B6
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS N<4>	16C1 31B6
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	16C1 31A4
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS N<5>	16C1 31B4
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	16C1 31A6
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS N<6>	16C1 31A6
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	16C1 31A4
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<7>	16C1 31A4

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=WFERRY

SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: DRAWING NUMBER: D 051-7455

REV. 01

SCALE: NONE

SHT 72 OF 76

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	TDE_PDD	TDE_55S	TDE	TDE PDD<15...0>
	TDE_PDA	TDE_55S	TDE	TDE PDA<2...0>
	TDE_PDCS	TDE_55S	TDE	TDE PDCS1 L
	TDE_PDCS3	TDE_55S	TDE	TDE PDCS3 L
	TDE_CNTL	TDE_55S	TDE	TDE PDIOW L
	TDE_PDIOR_L	TDE_55S	TDE	TDE PDIOR L
	TDE_CNTL	TDE_55S	TDE	TDE PDDACK L
	TDE_CNTL	TDE_55S	TDE	TDE PDDREQ
	TDE_PDIORDY	TDE_55S	TDE	TDE PDIORDY
	TDE_IRQ14	TDE_55S	TDE	TDE IRQ14
	TDE_RST_L	TDE_55S	TDE	ODD RST 5VTOL L
	SATA_A_R2D	SATA_100D	SATA	SATA A R2D C P
		SATA_100D	SATA	SATA A R2D C N
		SATA_100D	SATA	SATA A R2D P
		SATA_100D	SATA	SATA A R2D N
	SATA_A_D2R	SATA_100D	SATA	SATA A D2R P
		SATA_100D	SATA	SATA A D2R N
		SATA_100D	SATA	SATA A D2R C P
		SATA_100D	SATA	SATA A D2R C N
	HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK
	HDA_SYNC	HDA_55S	HDA	HDA BIT CLK R
	HDA_RST_L	HDA_55S	HDA	HDA SYNC
	HDA_SDIN0	HDA_55S	HDA	HDA SYNC R
	HDA_SDOUT	HDA_55S	HDA	HDA RST L
	USB_EXTA	USB_90D	USB	HDA RST L R
		USB_90D	USB	HDA SDIN0
		USB_90D	USB	HDA SDOUT
		USB_90D	USB	HDA SDOUT R
	USB_MINI_P	USB_90D	USB	USB EXTA P
		USB_90D	USB	USB EXTA N
	USB_3G	USB_90D	USB	USB EXTA MUXED P
		USB_90D	USB	USB EXTA MUXED N
	USB_CAMERA	USB_90D	USB	USB MINI P
		USB_90D	USB	USB MINI N
	USB_BT	USB_90D	USB	USB 3G P
		USB_90D	USB	USB 3G N
	USB_TPAD	USB_90D	USB	USB CAMERA P
		USB_90D	USB	USB CAMERA N
	USB_IR	USB_90D	USB	USB BT P
		USB_90D	USB	USB BT N
	USB_EXTB	USB_90D	USB	USB TPAD P
		USB_90D	USB	USB TPAD N
	USB_EXCARD	USB_90D	USB	USB IR P
		USB_90D	USB	USB IR N
	USB_EXTC	USB_90D	USB	USB EXTB P
		USB_90D	USB	USB EXTB N
	SMB_CLK	SMB_55S	SMB	USB EXCARD P
		SMB_55S	SMB	USB EXCARD N
	SMB_ME_CLK	SMB_55S	SMB	USB EXTC P
		SMB_55S	SMB	USB EXTC N
	SPI_SCLK	SPT_55S	SPT	USB RBIAS
	SPT_SI	SPT_55S	SPT	SMB_SB_SCI
	SPT_SO	SPT_55S	SPT	SMB_SB_SDA
	SPT_CE_L0	SPT_55S	SPT	SMB_SB_ME_SCI
	SPT_CE_L1	SPT_55S	SPT	SMB_SB_ME_SDA

SB Constraints (1 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7455	REV. 01
SCALE NONE	SHT 73 OF 76	



APPLE INC.

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	PCI_AD	PCI_55S	PCI	PCI_AD<18..0>23A8 2388 3785 37C5
	PCI_AD19	PCI_55S	PCI	PCI_AD<19>23A8 3786
	PCI_AD28	PCI_55S	PCI	PCI_AD<20>23A8 3785
	PCI_AD	PCI_55S	PCI	PCI_AD<31..21>23A8 3785
	PCI_AD	PCI_55S	PCI	PCI_PAR23A8 3785
	PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>2386 3785
	PCI_CNT1	PCI_55S	PCI	PCI_IRDY_L23A4 23A6 37A5
	PCI_CNT1	PCI_55S	PCI	PCI_DEVSEL_L23A4 23A6 37A5
	PCI_CNT1	PCI_55S	PCI	PCI_PERR_L23A4 23A6 37A5
	PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L23A4 23A6
	PCI_CNT1	PCI_55S	PCI	PCI_SERR_L23A4 23A6 37A5
	PCI_CNT1	PCI_55S	PCI	PCI_STOP_L23A4 23A6 37A5
	PCI_CNT1	PCI_55S	PCI	PCI_TRDY_L23A4 23A6 37A5
	PCI_CNT1	PCI_55S	PCI	PCI_FRAME_L23A4 23A6 37A5
	PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L23A4 2386 37A5
	PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L3385 37A5
	PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L23A4 2386
	PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L
	PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L23A4 2386
	PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L
	INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L23A4 23A8
	INT_PIRQB_L	PCI_55S	PCI	INT_PIRQB_L23A4 23A8
	INT_PIRQC_L	PCI_55S	PCI	INT_PIRQC_L23A4 23A8
	INT_PIRQD_L	PCI_55S	PCI	INT_PIRQD_L23A4 23A8 37A5
	INT_PIRQE_L	PCI_55S	PCI	INT_PIRQE_L23A4 23A6
	INT_PIRQF_L	PCI_55S	PCI	INT_PIRQF_L23A4 23A6
	PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E_R2D_C_P3385 3386
	PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E_R2D_C_N3385 3386
	PCIE_F_D2R	PCIE_100D	PCIE	PCIE_E_D2R_P3385
	PCIE_F_D2R	PCIE_100D	PCIE	PCIE_E_D2R_N3385 33C5
	GLAN_COMP			GLAN_COMP22C6
	ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC
	ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2..0>
	ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2..0>
	ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R
	ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK
	ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI_P<0>3488 36B7
	ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI_N<0>3488 36B7
	ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI_P<1>3488 36C7
	ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI_N<1>3488 36C7
	ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI_P<2>3488 36B7
	ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI_N<2>3488 36C7
	ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI_P<3>3488 36C7
	ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI_N<3>3488 36C7
	CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK15A3 24C3
	CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA15A3 24C3
	CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L15A3 24C3
	CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK24C3
	CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA24C3
	CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L24D6
	NB_CLINK_VREF	CLINK_12MTL	CLINK_VREF	NB_CLINK_VREF15A4
	SB_CLINK_VREF0	CLINK_12MTL	CLINK_VREF	SB_CLINK_VREF024C3
	SB_CLINK_VREF1	CLINK_12MTL	CLINK_VREF	SB_CLINK_VREF124C3

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT OF	
NONE	74 OF 76	



APPLE INC.

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CK505_CPU1	CLK_FSB_1000	CLK_FSB	CK505_CPU0_P	6C7 28C4 2906
	CK505_CPU0	CLK_FSB_1000	CLK_FSB	CK505_CPU0_N	6C7 28C4 2906
	CK505_NB	CLK_FSB_1000	CLK_FSB	CK505_CPU1_P	6C7 28C4 2906
	CK505_NB	CLK_FSB_1000	CLK_FSB	CK505_CPU1_N	6C7 28C4 2906
	CK505_1TP	CLK_FSB_1000	CLK_FSB	CK505_CPU2_1TP_SRC10_P	6C7 28C4 2906
	CK505_1TP	CLK_FSB_1000	CLK_FSB	CK505_CPU2_1TP_SRC10_N	6C7 28C4 2906
	CK505_PCFI0	CLK_MED_55S	CLK_MED	CK505_PCFI0_CLK	2886 2986
	CK505_PCFI1	CLK_MED_55S	CLK_MED	CK505_PCFI1_CLK	6C7 2886 2986
	CK505_PCI1	CLK_MED_55S	CLK_MED	CK505_PCI1_CLK	2886 2986
	CK505_PCI2	CLK_MED_55S	CLK_MED	CK505_PCI2_CLK	8C4 2886
	CK505_PCI3	CLK_MED_55S	CLK_MED	CK505_PCI3_CLK	2886 2986
	CK505_PCI4	CLK_MED_55S	CLK_MED	CK505_PCI4_CLK	8C4 2886
	CK505_PCI5	CLK_MED_55S	CLK_MED	CK505_PCI5_FCTSEL1	2886 2982
	(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_USB48_FSA	28A4 2908
	(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_CLK14P3M_TIMER	28A4 2908
	CK505_DOT96	CLK_PCTE_1000	CLK_PCTE	CK505_DOT96_27M_P	6C7 28A4 2986
		CLK_PCTE_1000	CLK_PCTE	CK505_DOT96_27M_N	6C7 28A4 2986
	CK505_LVDS	CLK_PCTE_1000	CLK_PCTE	CK505_LVDS_P	6C7 28B4 29C6
		CLK_PCTE_1000	CLK_PCTE	CK505_LVDS_N	6C7 28B4 29C6
	CK505_SRC1	CLK_PCTE_1000	CLK_PCTE	CK505_SRC1_P	
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC1_N	
	CK505_SRC2	CLK_PCTE_1000	CLK_PCTE	CK505_SRC2_P	6C7 28B4 29C6
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC2_N	6C7 28B4 29C6
	CK505_SRC3	CLK_PCTE_1000	CLK_PCTE	CK505_SRC3_P	
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC3_N	
	CK505_SRC4	CLK_PCTE_1000	CLK_PCTE	CK505_SRC4_P	6C7 28B4 29C6
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC4_N	6C7 28B4 29C6
	CK505_SRC5	CLK_PCTE_1000	CLK_PCTE	CK505_SRC5_P	6C7 28B4 29C6
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC5_N	6C7 28B4 29C6
	CK505_SRC6	CLK_PCTE_1000	CLK_PCTE	CK505_SRC6_P	6C7 28B4 29C6
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC6_N	6C7 28B4 2986
	CK505_SRC7	CLK_PCTE_1000	CLK_PCTE	CK505_SRC7_P	
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC7_N	
	CK505_SRC8	CLK_PCTE_1000	CLK_PCTE	CK505_SRC8_P	6B7 28A4 2986
		CLK_PCTE_1000	CLK_PCTE	CK505_SRC8_N	6B7 28A4 2986
	(CK505_CPU)	CLK_FSB_1000	CLK_FSB	FSB_CLK_CPU_P	986 2903
	(CK505_CPU)	CLK_FSB_1000	CLK_FSB	FSB_CLK_CPU_N	986 2903
	(CK505_NB)	CLK_FSB_1000	CLK_FSB	FSB_CLK_NB_P	13B3 2903
	(CK505_NB)	CLK_FSB_1000	CLK_FSB	FSB_CLK_NB_N	13B3 2903
	(CK505_1TP)	CLK_FSB_1000	CLK_FSB	XDP_CLK_P	78A3
	(CK505_1TP)	CLK_FSB_1000	CLK_FSB	XDP_CLK_N	78A3
	(CK505_PCFI0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6C2 29B3 46C4
	(CK505_PCFI1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	23A6 29A5 29C6
	(CK505_PCI1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	29A5 29B3 37A6
	(CK505_PCI2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
	(CK505_PCI3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	29A3 29A5 34C8
				CK505_PCI4 is project-specific	
				CK505_PCI5 is project-specific	
	(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTLR	2403 29A5 29D6
	(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	2403 29A5 29D6
	(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	29C8 2906
	(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	29A8 2906
	(CK505_DOT96)	CLK_PCTE_1000	CLK_PCTE	NB_CLK96M_DOT_P	8B1 29B3
	(CK505_DOT96)	CLK_PCTE_1000	CLK_PCTE	NB_CLK96M_DOT_N	8B1 29B3
	(CK505_LVDS)	CLK_PCTE_1000	CLK_PCTE	NB_CLK100M_DPLLSS_P	8B1 29C3
	(CK505_LVDS)	CLK_PCTE_1000	CLK_PCTE	NB_CLK100M_DPLLSS_N	8A1 29C3
	(CK505_SRC1)	CLK_PCTE_1000	CLK_PCTE	PEG_CLK100M_P	
	(CK505_SRC1)	CLK_PCTE_1000	CLK_PCTE	PEG_CLK100M_N	
	(CK505_SRC2)	CLK_PCTE_1000	CLK_PCTE	SB_CLK100M_DMI_P	23C2 29C3
	(CK505_SRC2)	CLK_PCTE_1000	CLK_PCTE	SB_CLK100M_DMI_N	23C2 29C3
	(CK505_SRC3)	CLK_PCTE_1000	CLK_PCTE	PCIE_CLK100M_EXCARD_P	
	(CK505_SRC3)	CLK_PCTE_1000	CLK_PCTE	PCIE_CLK100M_EXCARD_N	
	(CK505_SRC4)	CLK_PCTE_1000	CLK_PCTE	SB_CLK100M_SATA_P	2286 29C3
	(CK505_SRC4)	CLK_PCTE_1000	CLK_PCTE	SB_CLK100M_SATA_N	2286 29C3
	(CK505_SRC5)	CLK_PCTE_1000	CLK_PCTE	NB_CLK100M_PCTE_P	15C3 29C3
	(CK505_SRC5)	CLK_PCTE_1000	CLK_PCTE	NB_CLK100M_PCTE_N	15C3 29C3
	(CK505_SRC6)	CLK_PCTE_1000	CLK_PCTE	PCIE_CLK100M_MN1_P	29C3 33C5
	(CK505_SRC6)	CLK_PCTE_1000	CLK_PCTE	PCIE_CLK100M_MN1_N	29B3 33C5
				CK505_SRC7 is project-specific	
				CK505_SRC8 is project-specific	

Clock Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER
------	----------------

D	051-7455
---	----------

REV.

SCALE

SHT

SHT OF

NON

1

75 76



8

7

6

5

4

3

2

1

FireWire & SMC Constraints

SYNC_MASTER=WFERRY

SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7455

REV.

01

SCALE

NONE

SHT

76

OF

76