



8		7		6		5		4		3		2		1													
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ. SCHEM, CORNHOLE, K19 PVT 04/24/2009												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE										
												?		?	?	?	?										
D	Page (.csa)			Contents			Sync			Date																	
	1 1			Table of Contents			DDR			12/05/2008																	
C	2 2			System Block Diagram			T18_MLB			12/12/2007																	
	3 3			Power Block Diagram			T18_MLB			12/12/2007																	
B	4 4			Power Block Diagram			N/A			N/A																	
	5 5			BOM Configuration			DDR			12/18/2008																	
A	6 6			JTAG Scan Chain			DDR			07/22/2008																	
	7 7			Functional / ICT Test			N/A			N/A																	
	8 8			Power Aliases			(MASTER)			(MASTER)																	
	9 9			Signal Aliases			(MASTER)			(MASTER)																	
	10 10			CPU FSB			M98_MLB			11/12/2008																	
	11 11			CPU Power & Ground			M98_MLB			11/12/2008																	
	12 12			CPU Decoupling & VID			M87_MLB			10/17/2007																	
	13 13			eXtended Debug Port(MiniXDP)			M98_MLB			11/12/2008																	
	14 14																										





Power Block Diagram

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892		REV. A.0.0
	SCALE NONE	SHT 3	OF 97	

8		7		6		5		4		3		2		1																																																																			
D	BOM Variants														D																																																																		
	<table> <tr> <th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr> <tr> <td>630-9965</td><td>PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG</td></tr> <tr> <td>630-9966</td><td>PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX</td></tr> <tr> <td>630-9967</td><td>PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG</td></tr> <tr> <td>630-9968</td><td>PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX</td></tr> <tr> <td>630-9969</td><td>PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG</td></tr> <tr> <td>630-9970</td><td>PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX</td></tr> <tr> <td>085-0736</td><td>K19 MLB DEVELOPMENT</td><td>K19_DEVEL_PVT</td></tr> </table>															BOM NUMBER	BOM NAME	BOM OPTIONS	630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG	630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX	630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG	630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX	630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG	630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX	085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT																																										
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																															
630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG																																																																															
630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX																																																																															
630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG																																																																															
630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX																																																																															
630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG																																																																															
630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX																																																																															
085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT																																																																															
K19 BOM Groups																																																																																	
<table> <tr> <th>BOM GROUP</th><th>BOM OPTIONS</th></tr> <tr> <td>K19_COMMON</td><td>ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS</td></tr> <tr> <td>K19_COMMON1</td><td>BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF</td></tr> <tr> <td>K19_COMMON2</td><td>GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP</td></tr> <tr> <td>K19_DEVEL_ENG</td><td>BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN</td></tr> <tr> <td>K19_DEVEL_PVT</td><td>BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN</td></tr> <tr> <td>K19_PROD</td><td>BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN</td></tr> <tr> <td>K19_PROGPARTS</td><td>GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG</td></tr> </table>															BOM GROUP	BOM OPTIONS	K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS	K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF	K19_COMMON2	GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP	K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN	K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN	K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN	K19_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG																																																			
BOM GROUP	BOM OPTIONS																																																																																
K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS																																																																																
K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF																																																																																
K19_COMMON2	GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP																																																																																
K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN																																																																																
K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN																																																																																
K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN																																																																																
K19_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG																																																																																
<table> <tr> <th>BOM GROUP</th><th>BOM OPTIONS</th></tr> <tr> <td>FB_256_SAMSUNG</td><td>VRAM4, VRAM_256_SAMSUNG</td></tr> <tr> <td>FB_256_HYNIX</td><td>VRAM4, VRAM_256_HYNIX</td></tr> <tr> <td>FB_512_SAMSUNG</td><td>VRAM4, VRAM_512_SAMSUNG</td></tr> <tr> <td>FB_512_HYNIX</td><td>VRAM4, VRAM_512_HYNIX</td></tr> </table>															BOM GROUP	BOM OPTIONS	FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG	FB_256_HYNIX	VRAM4, VRAM_256_HYNIX	FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG	FB_512_HYNIX	VRAM4, VRAM_512_HYNIX																																																									
BOM GROUP	BOM OPTIONS																																																																																
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG																																																																																
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX																																																																																
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG																																																																																
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX																																																																																
Bar Code Labels / EEE #'s																																																																																	
<table> <tr> <th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XN]</td><td>CRITICAL</td><td>EEE_6XN</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XP]</td><td>CRITICAL</td><td>EEE_6XP</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XQ]</td><td>CRITICAL</td><td>EEE_6XQ</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XR]</td><td>CRITICAL</td><td>EEE_6XR</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XS]</td><td>CRITICAL</td><td>EEE_6XS</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XT]</td><td>CRITICAL</td><td>EEE_6XT</td></tr> </table>															PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT																									
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT																																																																												
Module Parts																																																																																	
<table> <tr> <th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr> <tr> <td>337S3761</td><td>1</td><td>IC, PDC, SL6LA, FPO, 2.66G, 25M, 1066, 60, 3M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_66GHZ</td></tr> <tr> <td>337S3682</td><td>1</td><td>IC, PDC, SL60M, FPO, 2.80G, 25M, 1066, 60, 6M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_80GHZ</td></tr> <tr> <td>337S3744</td><td>1</td><td>IC, PDC, SL60H, QP, 3.06G, 35M, 1066, 60, 6M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_3_06GHZ</td></tr> <tr> <td>338S0710</td><td>1</td><td>IC, MCP79MXT-B3, 35X35MM, BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B03</td></tr> <tr> <td>338S0694</td><td>1</td><td>IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P LQFP</td><td>U3700</td><td>CRITICAL</td><td></td></tr> <tr> <td>338S0654</td><td>1</td><td>IC, FMA43-E, 13048 PHY/DHC1 LINK/PCI-E, 12</td><td>U4100</td><td>CRITICAL</td><td></td></tr> <tr> <td>341S2384</td><td>1</td><td>IR, ENCORE II, CY7C63803-LQXC</td><td>U4800</td><td>CRITICAL</td><td></td></tr> <tr> <td>338S0563</td><td>1</td><td>IC, SMC, HS8/2117, 9MMX9MM, TLP</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr> <tr> <td>341S2462</td><td>1</td><td>IC, SMC, DEVELOPMENT, K19</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr> <tr> <td>341S2503</td><td>1</td><td>IC, PSOC +W/USB, 56PIN, MLF, K19</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG</td></tr> <tr> <td>335S0384</td><td>1</td><td>IC, 32MBIT 8-PIN SPI SERIAL FLASH, SO1CS</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr> <tr> <td>341S2456</td><td>1</td><td>IC, EFI ROM, DEVELOPMENT, K19</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr> <tr> <td>338S0554</td><td>1</td><td>IC, GPU, 55nm, NV 696-GS, BGA</td></tr></table>	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3761	1	IC, PDC, SL6LA, FPO, 2.66G, 25M, 1066, 60, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ	337S3682	1	IC, PDC, SL60M, FPO, 2.80G, 25M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_2_80GHZ	337S3744	1	IC, PDC, SL60H, QP, 3.06G, 35M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_3_06GHZ	338S0710	1	IC, MCP79MXT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03	338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P LQFP	U3700	CRITICAL		338S0654	1	IC, FMA43-E, 13048 PHY/DHC1 LINK/PCI-E, 12	U4100	CRITICAL		341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL		338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK	341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROG	341S2503	1	IC, PSOC +W/USB, 56PIN, MLF, K19	U5701	CRITICAL	TPAD_PROG	335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SO1CS	U6100	CRITICAL	BOOTROM_BLANK	341S2456	1	IC, EFI ROM, DEVELOPMENT, K19	U6100	CRITICAL	BOOTROM_PROG	338S0554	1	IC, GPU, 55nm, NV 696-GS, BGA
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																												
337S3761	1	IC, PDC, SL6LA, FPO, 2.66G, 25M, 1066, 60, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ																																																																												
337S3682	1	IC, PDC, SL60M, FPO, 2.80G, 25M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_2_80GHZ																																																																												
337S3744	1	IC, PDC, SL60H, QP, 3.06G, 35M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_3_06GHZ																																																																												
338S0710	1	IC, MCP79MXT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03																																																																												
338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P LQFP	U3700	CRITICAL																																																																													
338S0654	1	IC, FMA43-E, 13048 PHY/DHC1 LINK/PCI-E, 12	U4100	CRITICAL																																																																													
341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL																																																																													
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK																																																																												
341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROG																																																																												
341S2503	1	IC, PSOC +W/USB, 56PIN, MLF, K19	U5701	CRITICAL	TPAD_PROG																																																																												
335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SO1CS	U6100	CRITICAL	BOOTROM_BLANK																																																																												
341S2456	1	IC, EFI ROM, DEVELOPMENT, K19	U6100	CRITICAL	BOOTROM_PROG																																																																												
338S0554	1	IC, GPU, 55nm, NV 696-GS, BGA																																																																															



JTAG Scan Chain

SYNC_MASTER=DOR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 6	OF 97

8	7	6	5	4	3	2	1
Functional Test Points							
Fan Connectors		SATA ODD Connectors		DC Power Connector		ICT Test Points	
FAN_FUNC_TEST		FAN_FUNC_TEST		FAN_FUNC_TEST		NO_TEST	
PP5V_S0		PP5V_SW_ODD		PP18V5_DCIN_FUSE		NC_AUD_LO1_N_L	
FAN_LT_PWM		SMC_ODD_DETECT		ADAPTER_SENSE		NC_AUD_LO1_P_L	
FAN_LT_TACH		SATA_ODD_R2D_P		GND		NC_USB_10N	
FAN_RT_PWM		SATA_ODD_R2D_N		GND		NC_USB_10P	
FAN_RT_TACH		SATA_ODD_D2R_C_N		GND		NC_ENET_INTR_L	
GND		SATA_ODD_D2R_C_P		GND		NC_ENET_PWRDWN_L	
GND		GND		GND		NC_LPC_DRQ0_L	
LVDS Connector		Keyboard Connector		Battery Connector		TP_MEM_A_CKE<3..2>	
PP3V3_S0		PP3V3_S3		PPVBAT_G3H_CONN		NC_MEM_A_CLK2N	
PP3V3_SW_LCD		PP3V42_G3H		SMBUS_SMC_BSA_SCL		NC_MEM_A_CLK3N	
PPVOUT_S0_LCDBKLT		WS_KBD1		SMBUS_SMC_BSA_SDA		NC_MEM_A_CLK3P	
LVDS_DDC_CLK		WS_KBD2		SYS_DETECT_L		NC_MEM_A_CLK4P	
LVDS_DDC_DATA		WS_KBD3		GND		NC_MEM_A_CS_L<3>	
LVDS_CONN_A_DATA_N<0>		WS_KBD4		GND		TP_MEM_A_ODT<3..2>	
LVDS_CONN_A_DATA_P<0>		WS_KBD5		PP3V42_G3H		NC_MEM_B_CKE<2>	
LVDS_CONN_A_DATA_N<1>		WS_KBD6		SMBUS_SMC_BSA_SCL		NC_MEM_B_CLK3P	
LVDS_CONN_A_DATA_P<1>		WS_KBD7		SMBUS_SMC_BSA_SDA		NC_MEM_B_CLK4N	
LVDS_CONN_A_DATA_N<2>		WS_KBD8		SYS_DETECT_L		NC_MEM_B_CLK4P	
LVDS_CONN_A_DATA_P<2>		WS_KBD9		GND		NC_MEM_B_CLK5N	
LVDS_CONN_A_CLK_F_N		WS_KBD10		GND		NC_MEM_B_ODT<2>	
LVDS_CONN_A_CLK_F_P		WS_KBD11		GND		NC_MLB_RAM_SIZE	
LVDS_CONN_B_DATA_N<0>		WS_KBD12		GND		NC_P7_7	
LVDS_CONN_B_DATA_P<0>		WS_KBD13		GND		TP_PCI_AD<31..8>	
LVDS_CONN_B_DATA_N<1>		WS_KBD14		GND		NC_PCI_CLK0	
LVDS_CONN_B_DATA_P<1>		WS_KBD15_CAP		GND		NC_PCI_CLK1	
LVDS_CONN_B_DATA_N<2>		WS_KBD16_NUM		GND		NC_PCI_DEVSEL_L	
LVDS_CONN_B_CLK_F_N		WS_KBD17		GND		NC_PCI_FRAME_L	
LVDS_CONN_B_CLK_F_P		WS_KBD18		GND		NC_PCI_GNT0_L	
LED_RETURN_1		WS_KBD19		GND		NC_PCI_GNT1_L	
LED_RETURN_2		WS_KBD20		GND		NC_PCI_INTW_L	
LED_RETURN_3		WS_KBD21		GND		NC_PCI_INTX_L	
LED_RETURN_4		WS_KBD22		GND		NC_PCI_INTZ_L	
LED_RETURN_5		WS_KBD23		GND		NC_PCI_IRDY_L	
LED_RETURN_6		WS_KBD_ONOFF_L		GND		NC_PCI_PERR_L	
BKL_ISEN1		WS_LEFT_SHIFT_KBD		GND		NC_PCI_RESET1_L	
BKL_ISEN2		WS_LEFT_OPTION_KBD		GND		NC_PCI_SERR_L	
BKL_ISEN3		WS_CONTROL_KBD		GND		NC_PCI_STOP_L	
BKL_ISEN4		KBDLED_ANODE		GND		NC_PCI_TRDY_L	
BKL_ISEN5		GND		GND		NC_PCIE_CLK100M_PE4N	
BKL_ISEN6		GND		GND		NC_PCIE_CLK100M_PE4P	
GND		GND		GND		NC_PCIE_CLK100M_PE5N	
GND		GND		GND		NC_PCIE_CLK100M_PE5P	
GND		GND		GND		NC_PCIE_CLK100M_PE6P	
GND		GND		GND		NC_PCIE_PE4_D2RN	
GND		GND		GND		NC_PCIE_PE4_R2D_CN	
GND		GND		GND		NC_PE4_PRSTN_L	
GND		GND		GND		NC_PSOC_P1_3	
GND		GND		GND		NC_PSOC_SDA	
GND		GND		GND		NC_SATA_C_D2RP	
GND		GND		GND		NC_SATA_C_R2D_CN	
GND		GND		GND		NC_SATA_C_R2D_CP	
GND		GND		GND		NC_SATA_D_D2RN	
GND		GND		GND		NC_SATA_D_D2RP	
GND		GND		GND		NC_SB_A20GATE	
GND		GND		GND		MAKE_BASE=TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	
GND		GND		GND		TRUE	









(CPU CORE POWER)
PPVCORE S0 CPU 7 8 11 12 46 63

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

OMIT
U1000
PENRYN
FCBGA
4 OF 4

CPU Power & Ground

SYNC_MASTER=M9B_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 11 OF 97



CPU Decoupling & VID

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 12	OF 97



eXtended Debug Port(MiniXDP)

SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE


SHT

14

OF

97





MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B


A

D

C

B

A



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 16	OF 97



MCP PCIe Interfaces

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.		SIZE	DRAWING NUMBER	REV.
		D	051-7892	A.0.0
SCALE		NONE	SHT	OF
			17	97



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode		
MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS:	Power +VDD_IFPx at 1.8V
Dual-channel TMDS:	Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7892


REV. A.0.0

SCALE NONE

SHT 18

OF 97





MCP SATA & USB

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		20	97



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.



BUF_SIO_CLK Frequency		HDA_SYNC
		24 MHZ
		14.31818 MHZ

SPI Frequency Select		
Frequency	SPI_D0	SPI_CLK
31 MHZ	0	0
42 MHZ	0	1
25 MHZ	1	0
1 MHZ	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D DRAWING NUMBER: 051-7892 REV: A.0.0

SCALE: NONE SHT: 21 OF: 97



MCP Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7892

REV.
A.0.0

SCALE
NONE

SHT
22

OF
97



MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB

SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892		REV. A.0.0
	SCALE NONE	SHT 23	OF 97	



MCP Standard Decoupling

SYNC_MASTER=T18_MLB

SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A.0.0
	SCALE	SHT	OF	
	NONE	24	97	



APPLE INC.

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Graphics Support

SYNC_MASTER=AMASON_M98_MLB

SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D







DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE

SHT 25

OF 97

[illegible]

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVIT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN

NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM A VREF CA
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


MEM B VREF DQ
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF CA
C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

CPU FSB VREF
D
0x00
0xFF
-59.04 mA
51.15 mA
1.248 V
1.042 V
1.426 V
1.5 mV

FRAME BUFFER VREF

S0-DIMM A and S0-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 27 OF 97





Page Notes

Power aliases required by this page:
- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA
BOM options provided by this page:
(NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)

"Expansion" (bottom) slot

DDR3 S0-DIMM Connector B

SYNC_MASTER=DDR SYNC_DATE=07/22/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	29	97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0225	1	CONN, SD CARD READER, OPTN B	J3500	CRITICAL	

SECUREDIGITAL CARD READER

SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 32	OF 97

D

C

B


A

D

C

B

A



Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 33	OF 97



Page Notes

Power aliases required by this page:
(NONE)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



Ethernet Connector

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/16/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	35	97





Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



FireWire PHY Config Straps

Configures PHY for:


- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)

Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection



Cable Power




PORT 1 BILINGUAL



514S0605

Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin
R4390 should be 390 Ohms max for a 3.3V rail

FireWire Ports

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	38	97





External USB Connectors

SYNC_MASTER=M9B_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


A



 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A. 0. 0
	SCALE	SHT	OF	
	NONE	42	97	







LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG

SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7892	A.0.0
NONE		SHT	OF
		44	97




APPLE INC.



Current & Voltage Sensing		
SYNC_MASTER=SENSOR		SYNC_DATE=08/14/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 46	OF 97



Current Sensing

SYNC_MASTER=YUN_K19_MLB

SYNC_DATE=12/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		47	97



Note: EMC1413 can perform Beta Compensation for External Diode 1 only



APPLE INC.



Fan Connectors

SYNC_MASTER=M87_MLB

SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

49

OF

97




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

PSOC PROGRAMMING CONNECTOR


TEST POINTS ARE FOR ON BOARD PROGRAMMING

TPAD_DEBUG


APN 518S0430




ISOLATION CIRCUIT




TPAD BUTTONS DISABLE



KEYBOARD CONNECTOR



SMC_MANUAL_RESET LOGIC



WELLSPRING 1

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	50	97





DEBUG SENSORS AND ADC

SYNC_MASTER=DDR SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 53	OF 97



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANG_M98_MLB

SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE


SIZE
D







DRAWING NUMBER
051-7892

SHT
54

REV.
A.0.0

OF
97








AUDIO: SPEAKER AMP	
SYNC_MASTER=AUDIO	SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 58	OF 97


AUDIO JACK 1 LO/HP JACK, SPDIF TX



MIC CONNECTOR




SPEAKER CONNECTOR




AUDIO: JACKS		
SYNC_MASTER=AUDIO		SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 59	OF 97




MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

BIL CONNECTOR




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



BATTERY CONNECTOR



DC-In & Battery Connectors

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 61 OF 97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A

2S Battery Default
3S Battery Default

PBUS Supply & Battery Charger

SYNC_MASTER=M99_MLB

SYNC_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

SCALE


SHT

OF

97

REV.

A.0.0



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	63	97




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cyntec alternate to MagLayers

M99 differences from last sync on 11/01/07 to M88 MLB:
1. L7260 changed from M88 MLB inductors to 152S0693.
2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
3. U7200 changed to 353S2087.
4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply		
SYNC_MASTER=PWR5QNC		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		64	97



1.5V DDR3 Supply

SYNC_MASTER=DDR

SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		65	97



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
011	0.90V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=M9B_MLB SYNC_DATE=11/14/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



M99 differences from last sync on 12/03/07 to T18 MLB:
1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

CPU VTT / 1V05 S0 Power Supply

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A.0.0
SCALE		SHT	OF	
NONE		67	97	



$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

$$V_{out} = 1.05V$$


$$MAX\ CURRENT = 0.5A$$


MCP 1.05V S5 (AUXC) SUPPLY

$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

Misc Power Supplies		
SYNC_MASTER=M99_MLB		
SYNC_DATE=12/14/2007		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 68	OF 97





3.3V S3 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

3.3V GPU FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG


5.0V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET	
MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

Power FETs		
SYNC_MASTER=DOR		SYNC_DATE=12/05/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 78	OF 97



Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NV G96 Core/FB Power

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		72	97



Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4

GDDR3 Frame Buffer A (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 74 OF 97





8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:


- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



NV G96 GPIO/MIO/Misc

SYNC_MASTER=MUXGFX

SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

76

OF

97



Power aliases required by this page:


- =PP1V8_GPU_IFPX
- =PP3V3_GPU_IFPCD_IOVDD

Signal aliases required by this page:

(NONE)


BOM options provided by this page:

(NONE)



D	051-7892	A
SCALE	SHT	OF
NONE	78	97

GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid

K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1

GPU (G96) CORE SUPPLY

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	79	97

D

C

B


A

D

C

B

A




LVDS Display Connector		
SYNC_MASTER=DOR SYNC_DATE=12/19/2008		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 80	OF 97

LVDS Transmitter Termination


All emulated LVDS outputs require this termination

PLACEMENT NOTE=Place at U9600 (All 24 resistors)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0517	16	RES,MTL FILM,270 OHM,1%,1/16W,0402,SMD	R9320,R9321,R9322,R9323,R9324,R9325,R9326,R9327,R9328,R9329,R9330,R9331,R9332,R9333,R9334,R9335		GMUX_2V5
114S0174	16	RES,MTL FILM,1/16W,357 OHM,1%,0402,SMD	R9336,R9337,R9338,R9339,R9340,R9341,R9342,R9343,R9344,R9345,R9346,R9347,R9348,R9349,R9350,R9351		GMUX_1V8

DisplayPort Mux



LVDS DDC MUX



Muxed Graphics Support

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

81

OF

97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply

SYNC_MASTER=MUXGFX

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SYNC_DATE=07/10/2008

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7892

REV.
A.0.0

SCALE
NONE

SHT
83

OF
97



GMUX CPLD

LVDS Receiver Termination

PLACEMENT_NOTE=Place at U9200 (All 14 resistors)

Required Pullups

Required Pulldowns

PM_SLP_S3_L Isolation

GMUX_JTAG_TCK Inversion

Graphics MUX (GMUX)

NOTICE OF PROPRIETARY PROPERTY

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S9025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_SK_BLANK
341S2479	1	IC, CPLD, LATTICE, 132CSBGA, K19	U9600	CRITICAL	GMUX_PROG

APPLE INC.

SIZE D

DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE

SHT 84 OF 97

GRAPHICS MUX (GMUX)


SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LCD Backlight Support

SYNC_MASTER=YITE_M9B_MLB SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 86	OF 97



Misc Power Supplies

SYNC_MASTER=MUXGFX

SYNC_DATE=02/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A.0.0
SCALE		SHT	OF	
NONE		87	97	

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_FSB_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<3>	7 10 14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTR	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_50S	FSB_ADSTR	FSB ADSTB L<1>	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 10 14
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB_BREQ1_L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRT L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9 10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 63
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 14 43
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_FROM_SB	CPU_50S	CPU_AGTL	CPU DPSLP L	10 14
CPU DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 63
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP N	14
CPU_FERR_L	CPU_50S		CPU IERR L	10
PM DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 63
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	63
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 10 13
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13
	CPU_50S	CPU_8MIL	CPU VID<6..0>	9 11
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	11 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	11 63
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN_P	63
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN_N	63

8

7

6

5

4

3

2

1

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

CPU/FSB Constraints

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE

SHT 88

OF 97

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_ZOTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 29
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 29
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 29
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 29
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

Memory Constraints

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

051-7892

A.0.0

NONE

SHT

89

OF

97

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_980	*	=98_OHM_DIFF	=98_OHM_DIFF	=98_OHM_DIFF	13.1 MM	=98_OHM_DIFF	=98_OHM_DIFF
CLK_PCIE_1080	*	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	28 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface D6 (D6-03328-001_v0D), Section 2.4

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CRT_58S	*	=58_OHM_SE	=58_OHM_SE	=58_OHM_SE	=58_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	58 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT

CRT signal single-ended impedance varies by location:
- 37.5-ohm from MCP to first termination resistor.
- 58-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).
R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP79 Interface D6 (D6-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_1080	*	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF
LVDS_1080	*	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF
MCP_DV_COMP	*	Y	28 MIL	28 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface D6 (D6-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_1080	*	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF	=180_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	TOP,BOTTOM	=3X_DIELECTRIC	?

SOURCE: MCP79 Interface D6 (D6-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET

	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE_980	PCIE	PEG R2D P<15..0>
	PCIE_980	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_980	PCIE	PEG R2D C P<15..0>
	PCIE_980	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_980	PCIE	PEG D2R P<15..0>
	PCIE_980	PCIE	PEG D2R N<15..0>
	PCIE_980	PCIE	PEG D2R C P<15..0>
	PCIE_980	PCIE	PEG D2R C N<15..0>
	PCIE_980	PCIE	PCIE MINI R2D P
	PCIE_980	PCIE	PCIE MINI R2D N
PCIE_MINT_R2D	PCIE_980	PCIE	PCIE MINI R2D C P
	PCIE_980	PCIE	PCIE MINI R2D C N
PCIE_MINT_D2R	PCIE_980	PCIE	PCIE MINI D2R P
	PCIE_980	PCIE	PCIE MINI D2R N
	PCIE_980	PCIE	PCIE FW R2D P
	PCIE_980	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_980	PCIE	PCIE FW R2D C P
	PCIE_980	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_980	PCIE	PCIE FW D2R P
	PCIE_980	PCIE	PCIE FW D2R N
	PCIE_980	PCIE	PCIE FW D2R C P
	PCIE_980	PCIE	PCIE FW D2R C N
	PCIE_980	PCIE	PCIE EXCARD R2D P
	PCIE_980	PCIE	PCIE EXCARD R2D N
PCIE_EXCARD_R2D	PCIE_980	PCIE	TP PCIE EXCARD R2D C P
	PCIE_980	PCIE	TP PCIE EXCARD R2D C N
PCIE_EXCARD_D2R	PCIE_980	PCIE	TP PCIE EXCARD D2R P
	PCIE_980	PCIE	TP PCIE EXCARD D2R N
MCP_PEG0_REFCLK	CLK_PCIE_1080	CLK_PCIE	PEG CLK100M P
	CLK_PCIE_1080	CLK_PCIE	PEG CLK100M N
MCP_PEF1_REFCLK	CLK_PCIE_1080	CLK_PCIE	PCIE CLK100M MINI P
	CLK_PCIE_1080	CLK_PCIE	PCIE CLK100M MINI N
MCP_PE2_REFCLK	CLK_PCIE_1080	CLK_PCIE	PCIE CLK100M FW P
	CLK_PCIE_1080	CLK_PCIE	PCIE CLK100M FW N
MCP_PEF3_REFCLK	CLK_PCIE_1080	CLK_PCIE	TP PCIE CLK100M EXCARD P
	CLK_PCIE_1080	CLK_PCIE	TP PCIE CLK100M EXCARD N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX CLK COMP
CRT_RED	CRT_58S	CRT	NC CRT IG_R_C_PR
CRT_GREEN	CRT_58S	CRT	NC CRT IG_G_Y_Y
CRT_BLUE	CRT_58S	CRT	NC CRT IG_B_COMP_PB
CRT_SYNC	CRT_58S	CRT_SYNC	NC CRT IG_HSYNC
CRT_SYNC	CRT_58S	CRT_SYNC	NC CRT IG_VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	NC MCP TV_DAC_RSET
MCP_DAC_VREF		MCP_DAC_COMP	NC MCP TV_DAC_VREF
TMDS_IG_TXC	DP_1080	DISPLAYPORT	TMDS IG_TXC_P
TMDS_IG_TXC	DP_1080	DISPLAYPORT	TMDS IG_TXC_N
TMDS_IG_TXD	DP_1080	DISPLAYPORT	TMDS IG_TXD P<2..0>
TMDS_IG_TXD	DP_1080	DISPLAYPORT	TMDS IG_TXD N<2..0>
DP_ML	DP_1080	DISPLAYPORT	DP IG_ML P<3..0>
DP_ML	DP_1080	DISPLAYPORT	DP IG_ML N<3..0>
DP_AUX_CH	DP_1080	DISPLAYPORT	DP IG_AUX_CH_P
DP_AUX_CH	DP_1080	DISPLAYPORT	DP IG_AUX_CH_N
MCP_HDMI_RSET	MCP_DV_COMP		MCP HDMI_RSET
MCP_HDMI_VPROBE	MCP_DV_COMP		MCP HDMI_VPROBE
LVDS_IG_A_CLK	LVDS_1080	LVDS	LVDS IG_A_CLK_P
LVDS_IG_A_CLK	LVDS_1080	LVDS	LVDS IG_A_CLK_N
LVDS_IG_A_DATA	LVDS_1080	LVDS	LVDS IG_A_DATA P<2..0>
LVDS_IG_A_DATA	LVDS_1080	LVDS	LVDS IG_A_DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_1080	LVDS	NC LVDS IG_A_DATAP<3>
LVDS_IG_A_DATA3	LVDS_1080	LVDS	NC LVDS IG_A_DATAN<3>
LVDS_IG_B_CLK	LVDS_1080	LVDS	NC LVDS IG_B_CLKP
LVDS_IG_B_CLK	LVDS_1080	LVDS	NC LVDS IG_B_CLKN
LVDS_IG_B_DATA	LVDS_1080	LVDS	LVDS IG_B_DATA P<2..0>
LVDS_IG_B_DATA	LVDS_1080	LVDS	LVDS IG_B_DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_1080	LVDS	NC LVDS IG_B_DATAP<3>
LVDS_IG_B_DATA3	LVDS_1080	LVDS	NC LVDS IG_B_DATAN<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB_RSET
MCP_IFPAB_VPROBE			MCP IFPAB_VPROBE
SATA_HDD_R2D	SATA_1080	SATA	SATA HDD_R2D_C_P
	SATA_1080	SATA	SATA HDD_R2D_C_N
	SATA_1080	SATA	SATA HDD_R2D_P
	SATA_1080	SATA	SATA HDD_R2D_N
SATA_HDD_D2R	SATA_1080	SATA	SATA HDD_D2R_P
	SATA_1080	SATA	SATA HDD_D2R_N
	SATA_1080	SATA	SATA HDD_D2R_C_P
	SATA_1080	SATA	SATA HDD_D2R_C_N
SATA_ODD_R2D	SATA_1080	SATA	SATA ODD_R2D_C_P
	SATA_1080	SATA	SATA ODD_R2D_C_N
	SATA_1080	SATA	SATA ODD_R2D_P
	SATA_1080	SATA	SATA ODD_R2D_N
SATA_ODD_D2R	SATA_1080	SATA	SATA ODD_D2R_P
	SATA_1080	SATA	SATA ODD_D2R_N
	SATA_1080	SATA	SATA ODD_D2R_C_P
	SATA_1080	SATA	SATA ODD_D2R_C_N
MCP_SATA_TERM		SATA_TERM	MCP_SATA_TERM

MCP Constraints 1

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

98

OF

97

APPLE INC.

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_USB_RBIA	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

Electrical_Constraint_Set

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	PHYSICAL	SPACING			
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13	19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>		
PCI_AD24	PCI_55S	PCI	PCI_AD<24>		
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>		
PCI_AD	PCI_55S	PCI	PCI_PAR		
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>		
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L		
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L		
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L		
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L		
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L		
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L		
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L		
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L		
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	19	
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19	
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L		
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L		
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L		
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L		
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L		
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R	19	
CLK_PCI_55S	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP	19	
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19	42 44 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19	42 44 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19	26 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	19	26
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	26	42
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	26	44
USB_EXT_A_P	USB_90D	USB	USB_EXT_A_P	26	48
USB_EXT_A_N	USB_90D	USB	USB_EXT_A_N	26	48
USB_EXT_A_MUXED_P	USB_90D	USB	USB_EXT_A_MUXED_P		
USB_EXT_A_MUXED_N	USB_90D	USB	USB_EXT_A_MUXED_N		
NC_USB_MINIP	USB_90D	USB	NC_USB_MINIP	9	28
NC_USB_MININ	USB_90D	USB	NC_USB_MININ	9	28
NC_USB_EXTDP	USB_90D	USB	NC_USB_EXTDP	9	28
NC_USB_EXTDN	USB_90D	USB	NC_USB_EXTDN	9	28
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P	7	28 31
USB_CAMERA_N	USB_90D	USB	USB_CAMERA_N	7	28 31
USB_BT_P	USB_90D	USB	USB_BT_P	7	28 31
USB_BT_N	USB_90D	USB	USB_BT_N	7	28 31
USB_TPAD_P	USB_90D	USB	USB_TPAD_P	28	58
USB_TPAD_N	USB_90D	USB	USB_TPAD_N	28	58
USB_IR_P	USB_90D	USB	USB_IR_P	28	41
USB_IR_N	USB_90D	USB	USB_IR_N	28	41
USB_EXTB_P	USB_90D	USB	USB_EXTB_P	28	48
USB_EXTB_N	USB_90D	USB	USB_EXTB_N	28	48
NC_USB_EXCARDP	USB_90D	USB	NC_USB_EXCARDP	9	28
NC_USB_EXCARDN	USB_90D	USB	NC_USB_EXCARDN	9	28
NC_USB_EXTCP	USB_90D	USB	NC_USB_EXTCP	9	28
NC_USB_EXTCN	USB_90D	USB	NC_USB_EXTCN	9	28
MCP_USB_RBIA	MCP_USB_RBIA		MCP_USB_RBIA_GND	28	
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13	21 28 29 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13	21 28 29 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21	45 68 85
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21	45 68 85
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21	55
HDA_BIT_CLK_R	HDA_55S	HDA	HDA_BIT_CLK_R	21	
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21	55
HDA_SYNC_R	HDA_55S	HDA	HDA_SYNC_R	21	
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21	
HDA_RST_R_L	HDA_55S	HDA	HDA_RST_R_L	21	55
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21	55
HDA_SDIN_CODE	HDA_55S	HDA	HDA_SDIN_CODE	21	55
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21	55
HDA_SDOUT_R	HDA_55S	HDA	HDA_SDOUT_R	21	
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21	
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21	26
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26	42
SPT_CLK	SPT_55S	SPT	SPI_CLK_R	21	44
SPT_CLK	SPT_55S	SPT	SPI_CLK	54	
SPT_MOSI_R	SPT_55S	SPT	SPI_MOSI_R	21	44
SPT_MOSI	SPT_55S	SPT	SPI_MOSI	54	
SPT_MISO	SPT_55S	SPT	SPI_MISO	21	44
SPT_MISO_R	SPT_55S	SPT	SPI_MISO_R	54	
SPT_CS0_R_L	SPT_55S	SPT	SPI_CS0_R_L	21	44
SPT_CS0_L	SPT_55S	SPT	SPI_CS0_L		

MCP Constraints 2

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	91	97

8

7

6

5

4

3

2

1

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M_BUF0_R	18 34
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	33 34
	ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18 33
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18 33
	ENET_PWDOWN_L	ENET_MII_55S	ENET_MII	ENET_PWDOWN_L	
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	33 33
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	33 33
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<3..0>	33 33
		ENET_MII_55S	ENET_MII	ENET_RXD<0>	33 33
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18 33
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD_CTRL	18 33
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	18 33
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 33
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 33
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	18 33
		ENET_MII_55S	ENET_MII	ENET_RESET_L	18 33
	ENET_MDI	ENET_MDI_1000	ENET_MDI	ENET MDI P<3..0>	33 35
		ENET_MDI_1000	ENET_MDI	ENET MDI N<3..0>	33 35

Ethernet Constraints

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

I NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

5

SCALING

051-7892

V.


A.B.O.

SCALING

NON

SCALING

97



FireWire Constraints

SYNC_MASTER=MUXGFXSYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

93

OF

97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_4R55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_4R6E	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_8B0	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GD0R3_CLK	*	=2.5:1_SPACING	?
GD0R3_CMD	*	=2.5:1_SPACING	?
GD0R3_DATA	*	=2.5:1_SPACING	?
GD0R3_DQS	*	=2.5:1_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
EE02	LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	81 84
EE03	LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N	81 84
EE09	LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>	81 84
EE08	LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>	81 84
EE09	LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P	81 84
EE03	LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N	81 84
EE01	LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>	81 84
EE08	LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>	81 84
EE03		LVDS_100D	LVDS	LVDS CONN A CLK F P	7 80
EE02		LVDS_100D	LVDS	LVDS CONN A CLK F N	7 80
EE04		LVDS_100D	LVDS	LVDS CONN B CLK F P	7 80
EE05		LVDS_100D	LVDS	LVDS CONN B CLK F N	7 80
EE06		LVDS_100D	LVDS	LVDS CONN A CLK P	80 81
EE03		LVDS_100D	LVDS	LVDS CONN A CLK N	80 81
EE02		LVDS_100D	LVDS	LVDS CONN A DATA P<2..0>	7 80 81
EE05		LVDS_100D	LVDS	LVDS CONN A DATA N<2..0>	7 80 81
EE03		LVDS_100D	LVDS	LVDS CONN B CLK P	80 81
EE04		LVDS_100D	LVDS	LVDS CONN B CLK N	80 81
EE06		LVDS_100D	LVDS	LVDS CONN B DATA P<2..0>	7 80 81
EE07		LVDS_100D	LVDS	LVDS CONN B DATA N<2..0>	7 80 81
EE05	DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>	7 82
EE06		DP_100D	DISPLAYPORT	DP ML C N<3..0>	82
EE05	DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>	81 82
EE07		DP_100D	DISPLAYPORT	DP ML C N<3..0>	81 82
EE02	DP_ML	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>	82
EE03		DP_100D	DISPLAYPORT	DP ML CONN N<3..0>	82
EE02	DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX_CH C P	81 82
EE03	DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX_CH C N	81 82

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
		GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
	FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<1>
		GDDR3_80D	GDDR3_CLK	FB A CLK N<1>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<12..6>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS_L
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS_L
	FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A WE_L
	FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A UCKE
	FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE
	FB_AB_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A LCS0_L
	FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM_RST
	FB_A_CMD	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
	FB_B_CMD	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
	FB_A_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<0>
	FB_A_WDQS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<1>
	FB_A_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<2>
	FB_A_WDQS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<3>
	FB_A_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<0>
	FB_A_RDQS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<1>
	FB_A_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<2>
	FB_A_RDQS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<3>
	FB_A_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<7..0>
	FB_A_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DQ<15..8>
	FB_A_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<23..16>
	FB_A_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DQ<31..24>
	FB_A_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<0>
	FB_A_DQM1	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<1>
	FB_A_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<2>
	FB_A_DQM3	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<3>
	FB_B_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<4>
	FB_B_WDQS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<5>
	FB_B_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<6>
	FB_B_WDQS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<7>
	FB_B_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<4>
	FB_B_RDQS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<5>
	FB_B_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<6>
	FB_B_RDQS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<7>
	FB_B_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<39..32>
	FB_B_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DQ<47..40>
	FB_B_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<55..48>
	FB_B_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DQ<63..56>
	FB_B_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<4>
	FB_B_DQM1	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<5>
	FB_B_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<6>
	FB_B_DQM3	GDDR3_40SE	GDDR3_DATA	FB A DQM_L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	(CK505_00786)	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M 76 77
	CK505_CLK27MSS	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS 76 77
	LVDS_EG_A_CLK	LVDS_100D	LVDS	LVDS_EG_A_CLK_P 78 B4
	LVDS_EG_A_CLK	LVDS_100D	LVDS	LVDS_EG_A_CLK_N 78 B4
	LVDS_EG_A_DATA	LVDS_100D	LVDS	LVDS_EG_A_DATA_P<2..0> 78 B4
	LVDS_EG_A_DATA	LVDS_100D	LVDS	LVDS_EG_A_DATA_N<2..0> 78 B4
	LVDS_EG_B_DATA	LVDS_100D	LVDS	LVDS_EG_B_DATA_P<2..0> 78 B4
	LVDS_EG_B_DATA	LVDS_100D	LVDS	LVDS_EG_B_DATA_N<2..0> 78 B4
	DP_ML	DP_100D	DISPLAYPORT	DP_EG_ML_P<3..0> 78
	DP_ML	DP_100D	DISPLAYPORT	DP_EG_ML_N<3..0> 78
	DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_P 78
	DP_AUX_CH	DP_100D	DISPLAYPORT	DP_EG_AUX_CH_N 78
		DP_100D	DISPLAYPORT	DP_EG_AUX_CH_C_P 83
		DP_100D	DISPLAYPORT	DP_EG_AUX_CH_C_N 83

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>	73 75
		GDDR3_80D	GDDR3_CLK	FB B CLK N<0>	73 75
	FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>	73 75
		GDDR3_80D	GDDR3_CLK	FB B CLK N<1>	73 75
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>	73 75
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<12..6>	73 75
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>	73 75
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS_L	73 75
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS_L	73 75
	FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE_L	73 75
	FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B UCKE	73 75
	FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LCKE	73 75
	FB_CD_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B LCS0_L	73 75
	FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM_RST	73 75
	FB_C_CMD	GDDR3_40SE	GDDR3_CMD	FB B LMA<5..2>	73 75
	FB_D_CMD	GDDR3_40SE	GDDR3_CMD	FB B UMA<5..2>	73 75
	FB_C_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<0>	73 75
	FB_C_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<1>	73 75
	FB_C_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<2>	73 75
	FB_C_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<3>	73 75
	FB_C_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<0>	73 75
	FB_C_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<1>	73 75
	FB_C_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<2>	73 75
	FB_C_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<3>	73 75
	FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<7..0>	73 75
	FB_C_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<15..8>	73 75
	FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<23..16>	73 75
	FB_C_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<31..24>	73 75
	FB_C_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<0>	73 75
	FB_C_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<1>	73 75
	FB_C_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<2>	73 75
	FB_C_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<3>	73 75
	FB_D_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>	73 75
	FB_D_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>	73 75
	FB_D_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>	73 75
	FB_D_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>	73 75
	FB_D_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>	73 75
	FB_D_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>	73 75
	FB_D_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>	73 75
	FB_D_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>	73 75
	FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>	73 75
	FB_D_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>	73 75
	FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>	73 75
	FB_D_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>	73 75
	FB_D_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<4>	73 75
	FB_D_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<5>	73 75
	FB_D_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<6>	73 75
	FB_D_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM_L<7>	73 75

GPU (G96) CONSTRAINTS

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

0000	00000000	00000000
------	----------	----------



APPLE INC.

SIZE

D

051-78

4

SCALE	
-------	--

HT

0

[illegible]

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_55S	"	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_55S	"	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	"	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2PH Net is not assigned any rule
MEM_CMD	GND	*	GND_P2PH Net is not assigned any rule
MEM_CTRL	GND	*	GND_P2PH Net is not assigned any rule
MEM_DATA	GND	*	GND_P2PH Net is not assigned any rule
MEM_DQS	GND	*	GND_P2PH Net is not assigned any rule

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P29H net:net-spacing:rule:GND_P29H
PCIE	GND	*	GND_P29H net:net-spacing:rule:GND_P29H
SATA	GND	*	GND_P29H net:net-spacing:rule:GND_P29H
USB	GND	*	GND_P29H net:net-spacing:rule:GND_P29H
CLK_PCIE	SB_POWER	*	PwR_P29H net:net-spacing:rule:PwR_P29H
SATA	SB_POWER	*	PwR_P29H net:net-spacing:rule:PwR_P29H
USB	SB_POWER	*	PwR_P29H net:net-spacing:rule:PwR_P29H

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSR	GND	*	GND_P2MH
CPU_CORP	GND	*	GND_P2MH
CPU_GTLREF	GND	*	GND_P2MH
CPU_VCCSENSE	GND	*	GND_P2MH
FSR_DSTB	FSR_DSTB	*	GND_P2MH

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MH

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEP_700	BOTTOM			0.127 MM	6.35 MM		

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_1060	BGA	100_DIFF_BGA
DP_1060	BGA	100_DIFF_BGA
SATA_1060	BGA	100_DIFF_BGA

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PGA_50SE	*	Y	=50_OHM_SE	0.073 MM	=50_OHM_SE	=1:1_DIFFPAIR	0.073 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_50S	PGA	PGA_50SE
FSB_DSTB_50S	PGA	PGA_50SE
CPU_50S	PGA	PGA_50SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_DATA	*	PGA	PGA_CPU Net Spacing Rule Set: FSB_DATA
FSB_DSTR	*	PGA	PGA_CPU Net Spacing Rule Set: FSB_DSTR
FSB_ADDR	*	PGA	PGA_CPU Net Spacing Rule Set: FSB_ADDR
FSB_ADSTB	*	PGA	PGA_CPU Net Spacing Rule Set: FSB_ADSTB
FSB_1X	*	PGA	PGA_CPU Net Spacing Rule Set: FSB_1X
CPU_AGT1	*	PGA	PGA_CPU Net Spacing Rule Set: CPU_AGT1
CPU_BM1L	*	PGA	PGA_CPU Net Spacing Rule Set: CPU_BM1L

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		MET_TYPE			
		PHYSICAL	SPACING		
		ENET MDY 100D	ENETCONN	ENETCONN P<3...0>	35
		ENET MDY 100D	ENETCONN	ENETCONN N<3...0>	35
		SATA 100D	SATA	SATA_ODD R2D_UF_P	39
		SATA 100D	SATA	SATA_ODD R2D_UF_N	39
		SATA 100D	SATA	SATA_ODD D2R_UF_P	7 39
		SATA 100D	SATA	SATA_ODD D2R_UF_N	7 39
		SATA 100D	SATA	SATA_HDD D2R_UF_P	39
		SATA 100D	SATA	SATA_HDD D2R_UF_N	39
		SATA 100D	SATA	SATA_HDD R2D_UF_P	39
		SATA 100D	SATA	SATA_HDD R2D_UF_N	39
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	GFXIMVP6_VSEN_P	79
		SENSE 1T01 55S	SENSE	GFXIMVP6_VSEN_N	79
	CPUTHMSNS_D2_DP	THERM 1T01 55S	THERM	CPUTHMSNS D2_P	48
		THERM 1T01 55S	THERM	CPUTHMSNS D2_N	48
	CPU_THERMD_DP	THERM 1T01 55S	THERM	CPU_THERMD_P	10 48
		THERM 1T01 55S	THERM	CPU_THERMD_N	10 48
	GPUTHMSNS_D_DP	THERM 1T01 55S	THERM	GPUTHMSNS D_P	48
		THERM 1T01 55S	THERM	GPUTHMSNS D_N	48
	GPU_THERMD_DP	THERM 1T01 55S	THERM	GPU_TDIODE_P	48 76 77
		THERM 1T01 55S	THERM	GPU_TDIODE_N	48 76 77
	MCPTHMSNS_D_DP	THERM 1T01 55S	THERM	MCPTHMSNS D_P	48
		THERM 1T01 55S	THERM	MCPTHMSNS D_N	48
	MCP_THERMD_DP	THERM 1T01 55S	THERM	MCP_THMDIODE_P	21 48
		THERM 1T01 55S	THERM	MCP_THMDIODE_N	21 48
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	CPUVTTISNS_R_P	47
		SENSE 1T01 55S	SENSE	CPUVTTISNS_R_N	47
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	GPUISENS_P	47
		SENSE 1T01 55S	SENSE	GPUISENS_N	47
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	CPUVTT_ISNS_P	47 67
		SENSE 1T01 55S	SENSE	CPUVTT_ISNS_N	47 67
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	P1V8GPU_P	47
		SENSE 1T01 55S	SENSE	P1V8GPU_N	47
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_CPU_P	46
		SENSE 1T01 55S	SENSE	ISNS_CPU_N	46
			SB_POWER	PP3V3_S5	46 82 87 77 78 42 43 44 45 8 18 20 21 22 23
			SB_POWER	PP3V3_S0	48 49 51 55 56 5 7 8 13 15 16 17 65 70 77 80 81 82
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	P1V8GPUISNS_R_P	47
		SENSE 1T01 55S	SENSE	P1V8GPUISNS_R_N	47
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_AIRPORT_P	31 53
		SENSE 1T01 55S	SENSE	ISNS_AIRPORT_N	31 53
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_AIRPORT_R_P	53
		SENSE 1T01 55S	SENSE	ISNS_AIRPORT_R_N	53
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_1V5_S3_R_P	53
		SENSE 1T01 55S	SENSE	ISNS_1V5_S3_R_N	53
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_1V5_S3_P	53 65
		SENSE 1T01 55S	SENSE	ISNS_1V5_S3_N	53 65
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_LCDBKLT_P	53 85
		SENSE 1T01 55S	SENSE	ISNS_LCDBKLT_N	53 85
	SENSE_DIEFPATR	SENSE 1T01 55S	SENSE	ISNS_LCDBKLT_R_P	
		SENSE 1T01 55S	SENSE	ISNS_LCDBKLT_R_N	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_46S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_46S_VDD OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_76D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_76D_VDD OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_98D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
USB_99D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIA S_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	*	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	ISL4, ISL9_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10_OVERRIDE	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	ISL4, ISL9_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	ISL3, ISL10_OVERRIDE	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island. Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

K19 Specific Net Properties

ELECTRICAL CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
PCIE	(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE_EXCARD_R2D_P 90
PCIE	(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE_EXCARD_R2D_N 90
PCIE	(PCIE_MINI)	PCIE_90D	PCIE	PCIE_MINI_R2D_P 7 31 90
PCIE	(PCIE_MINI)	PCIE_90D	PCIE	PCIE_MINI_R2D_N 7 31 90
CLK	CLK_PCIE_100D	CLK_PCIE	PCIE	PCIE_CLK100M_MINI_CONN_P 7 31
CLK	CLK_PCIE_100D	CLK_PCIE	PCIE	PCIE_CLK100M_MINI_CONN_N 7 31
1T01	1T01_DIFFEPAIR		CHGR_CSI_R_P	62
1T01	1T01_DIFFEPAIR		CHGR_CSI_R_N	62
1T01	1T01_DIFFEPAIR		CHGR_CSO_R_P	46 62
1T01	1T01_DIFFEPAIR		CHGR_CSO_R_N	46 62
USB	(USB_EXTA)	USB_90D	USB	USB2_EXTA_MUXED_P 40
USB	(USB_EXTA)	USB_90D	USB	USB2_EXTA_MUXED_N 40
USB	(USB_EXTA)	USB_90D	USB	USB2_LT1_P 40
USB	(USB_EXTA)	USB_90D	USB	USB2_LT1_N 40
USB	(USB_EXTD)	USB_90D	USB	USB_TPAD_R_P 50
USB	(USB_EXTD)	USB_90D	USB	USB_TPAD_R_N 50
USB	(USB_CAMERA)	USB_90D	USB	USB_CAMERA_CONN_P 7 31
USB	(USB_CAMERA)	USB_90D	USB	USB_CAMERA_CONN_N 7 31
		USB_90D	USB	CONN_USB2_BT_P 7 31
		USB_90D	USB	CONN_USB2_BT_N 7 31
		USB_90D	USB	USB_LT2_P 40
		USB_90D	USB	USB_LT2_N 40
USB	USB_CARDREADER	USB_90D	USB	USB_CARDREADER_P 9 20 32
		USB_90D	USB	USB_CARDREADER_N 9 20 32
DP	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_C_P	61
DP	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_C_N	61
SPK	SPK_OUT	DIFFEPAIR	AUDIO	SPKRCONN_L_OUT_P 7 58
		DIFFEPAIR	AUDIO	SPKRCONN_L_OUT_N 7 58
SPK	SPK_OUT	DIFFEPAIR	AUDIO	SPKRCONN_S_OUT_P 7 58
		DIFFEPAIR	AUDIO	SPKRCONN_S_OUT_N 7 58
SPK	SPK_OUT	DIFFEPAIR	AUDIO	SPKRCONN_R_OUT_P 7 58
		DIFFEPAIR	AUDIO	SPKRCONN_R_OUT_N 7 58
		DIFFEPAIR	AUDIO	SPKRAMP_L_OUT_P 58
		DIFFEPAIR	AUDIO	SPKRAMP_L_OUT_N 58
		DIFFEPAIR	AUDIO	SPKRAMP_R_OUT_P 58
		DIFFEPAIR	AUDIO	SPKRAMP_R_OUT_N 58
		DIFFEPAIR	AUDIO	SPKRAMP_S_OUT_P 58
		DIFFEPAIR	AUDIO	SPKRAMP_S_OUT_N 58
SENSE	SENSE_DIFFEPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_P 39 53
		SENSE_1T01_55S	SENSE	ISNS_ODD_N 39 53
SENSE	SENSE_DIFFEPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R_P 53
		SENSE_1T01_55S	SENSE	ISNS_ODD_R_N 53
SENSE	SENSE_DIFFEPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_P 39 53
		SENSE_1T01_55S	SENSE	ISNS_HDD_N 39 53
SENSE	SENSE_DIFFEPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R_P 53
		SENSE_1T01_55S	SENSE	ISNS_HDD_R_N 53
		GND	GND	

Project Specific Constraints	
SYNC_MASTER=MUXGFX	SYNC_DATE=02/21/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892		REV. A. 0. 0
	SCALE NONE	SHT 96	OF 97	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8		7		6		5		4		3		2		1				
K19 Board-Specific Spacing & Physical Constraints																		
BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)		ALLEGRO VERSION								
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, PGA				MM		15.5.1								
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT		*	Y	=50_OHM_SE	=50_OHM_SE	33.6 MM	8 MM	8 MM	DEFAULT		*	0.1 MM	?	*		*	BGA	BGA_P1MM
STANDARD		*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT	STANDARD		*	=DEFAULT	?	MEM_CLK		*	BGA	BGA_P2MM
									BGA_P1MM		*	=DEFAULT	?	CLK_FSB		*	BGA	BGA_P2MM
									BGA_P2MM		*	=DEFAULT	?	CLK_PCIE		*	BGA	BGA_P2MM
									BGA_P3MM		*	=DEFAULT	?	CLK_SLOW		*	BGA	BGA_P2MM
									PGA_CPU		*	0.073 MM	?	FSB_DSTB		FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_F1MM	*	=DEFAULT	?
BGA_F2MM	*	=DEFAULT	?
BGA_F3MM	*	=DEFAULT	?
PSA_CPU	*	0.073 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_F1MM
MEM_CLK	*	BGA	BGA_F2MM
CLK_FSB	*	BGA	BGA_F3MM
CLK_PCIE	*	BGA	BGA_F2MM
CLK_SLOW	*	BGA	BGA_F2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_F3MM

NOTE:From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.0:1_SPACING	*	0.10 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLB

SYNC_DATE=01/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D

DRAWING NUMBER
051-7892

REV.
A.0.0

SCALE
NONE

SHT
97

OF
97