

Compal Confidential

Model Name : P3MJ0
File Name : LA-7121P
BOM P/N:43XXXXXXL01(UMA)
43XXXXXXL02(DIS)

Compal Confidential

M/B Schematics Document


Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH
Nvidia N12P-GS/GV

2010-11-16

REV:0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	4019B1	A
				Date:	Tuesday, December 14, 2010	Sheet 1 of 57

P3MJ0 block diagram



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VCCP	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

3G & BT Config

3G SKU: 3G@
BT SKU: BT@

BOM Config

UMA Only: UMA@ /BT@/3G@
N12P-GS OPTIMUS: OPT@/GS@/X76@/BT@/3G@
N12P-GV OPTIMUS: OPT@/GV@/X76@/BT@/3G@

VRAM BOM Config
add later

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

Project ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_PID min	VAD_PID typ	VAD_PID max
JM30	0	0 V	0 V	0 V
JM40	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
JM50	18K +/- 5%	0.436 V	0.503 V	0.538 V
SJM30	33K +/- 5%	0.712 V	0.819 V	0.875 V
SJM40	56K +/- 5%	1.036 V	1.185 V	1.264 V
SJM50	100K +/- 5%	1.453 V	1.650 V	1.759 V
NC	NC			
NC	NC			


USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Left Side)
		1	USB/B (Left Side)
		2	
	UHCI1	3	
		4	
	UHCI2	5	
		6	
EHCI2	UHCI3	7	
		8	Mini Card(WLAN)
		9	Mini Card(WWAN)
	UHCI4	10	Camera
		11	
	UHCI5	12	SIM Card
		13	Blue Tooth

Design Common




schematics pages sequence	Part count location define
CPU/PCH/CLK	1~1099
DIMM	2000~2099
dGPU	1400~1999
LVDS/CRT/HDMI/DP	2100~2199
Audio	1100~1199
LAN	1200~1299
Card Reader	1300~1399
Other IO (HDD/ODD/MINI/USB/KBD/BIOS/ Button/LED)	2400~xxxx
KBC	2200~2299
POK CKT, DC/DC	2300~2399


Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATIC,MB LA-A7121		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number 4019B1	Rev A	
				Date:	Tuesday, December 14, 2010	Sheet	3 of 57



eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms


Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)






INETL_RPGA_989P-S


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed




Display Port Presence Strap	
CFG4	★ 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	★ 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





JCPU1F

AG35	VCC1
AG34	VCC2
AG33	VCC3
AG32	VCC4
AG31	VCC5
AG30	VCC6
AG29	VCC7
AG28	VCC8
AG27	VCC9
AG26	VCC10
AG25	VCC11
AG24	VCC12
AG23	VCC13
AG22	VCC14
AG21	VCC15
AG20	VCC16
AG19	VCC17
AG18	VCC18
AG17	VCC19
AG16	VCC20
AD35	VCC21
AD34	VCC22
AD33	VCC23
AD32	VCC24
AD31	VCC25
AD30	VCC26
AD29	VCC27
AD28	VCC28
AD27	VCC29
AD26	VCC30
AD25	VCC31
AC34	VCC32
AC33	VCC33
AC32	VCC34
AC31	VCC35
AC30	VCC36
AC29	VCC37
AC28	VCC38
AC27	VCC39
AC26	VCC40
AA35	VCC41
AA34	VCC42
AA33	VCC43
AA32	VCC44
AA31	VCC45
AA30	VCC46
AA29	VCC47
AA28	VCC48
AA27	VCC49
AA26	VCC50
Y35	VCC51
Y34	VCC52
Y33	VCC53
Y32	VCC54
Y31	VCC55
Y30	VCC56
Y29	VCC57
Y28	VCC58
Y27	VCC59
Y26	VCC60
Y25	VCC61
V34	VCC62
V33	VCC63
V32	VCC64
V31	VCC65
V30	VCC66
V29	VCC67
V28	VCC68
V27	VCC69
V26	VCC70
U35	VCC71
U34	VCC72
U33	VCC73
U32	VCC74
U31	VCC75
U30	VCC76
U29	VCC77
U28	VCC78
U27	VCC79
U26	VCC80
R35	VCC81
R34	VCC82
R33	VCC83
R32	VCC84
R31	VCC85
R30	VCC86
R29	VCC87
R28	VCC88
R27	VCC89
R26	VCC90
P35	VCC91
P34	VCC92
P33	VCC93
P32	VCC94
P31	VCC95
P30	VCC96
P29	VCC97
P28	VCC98
P27	VCC99
P26	VCC100


POWER


PEG AND DDR

CORE SUPPLY

SVID


SENSE LINES






POWER




EDS1.3
QC DC 33A JCPU1G




SENSE LINES	
VAXG_SENSE	AK35 VCC_AXG_SENSE 54
VSSAXG_SENSE	AK34 VSS_AXG_SENSE 54
VREF	
SM_VREF	AL1 +V_SM_VREF CNT
DDR3 -1.5V RAILS	
VDDQ1	AE7 10A
VDDQ2	AE4
VDDQ3	AE1
VDDQ4	AE7
VDDQ5	AC4
VDDQ6	AC1
VDDQ7	Y7
VDDQ8	Y4
VDDQ9	Y1
VDDQ10	U7
VDDQ11	U4
VDDQ12	U1
VDDQ13	P7
VDDQ14	P4
VDDQ15	P1
SA RAIL	
VCCSA1	M27
VCCSA2	M26
VCCSA3	L26
VCCSA4	L25
VCCSA5	J24
VCCSA6	J25
VCCSA7	H26
VCCSA8	H25
MISC	
VCCSA_SENSE	H23
FC_C22	C22 H_FC_C22
VCCSA_VID1	C24





Security Classification			Compal Secret Data		2010/12/31		Title		Compal Electronics, Inc.	
Issued Date			2009/12/01		Deciphered Date		2010/12/31		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			4019BI		Rev A		Date: Tuesday, December 14, 2010		Sheet 9 of 57	



Layout Note:
Place near JDIMM2





Layout Note:
Place near JDIMM2.203,204




<Address: 01>
DIMM_B Standard type H:4mm


Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	SCHEMATIC,MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev A
				Date: Tuesday, December 14, 2010	Sheet 12 of 57






































INTVRMEN
* H : Integrated VRM enable
L : Integrated VRM disable
(INTVRMEN should always be pull high.)



HDA_SDO
ME debug mode, this signal has a weak internal PD
Low = Disabled (Default)
High = Enabled [Flash Descriptor Security Override]














This signal has a weak internal pull-down
On Die PLL_VR Select is supplied by
1.5V when sampled high
1.8V when sampled low
Needs to be pulled High for Huron River platform










SPI ROM FOR ME (4MByte)

If use SPI programmer,
R854 should be open
(Normal is pop)





Security Classification		Compal Secret Data			
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number 4019BI
				Rev	A
Date:	Tuesday, December 14, 2010	Sheet	14	of	57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	15 of 57

IGPU BKLT EN R215 1 2 0 0402 5% ENBKL ENBKL 41

R211
100K_0402_5%

+3VS


R220 1 2 2.2K_0402 5% CTRL_CLK
R221 1 2 2.2K_0402 5% CTRL_DATA

+3VS

R222 1 2 2.2K_0402 5% PCH CRT_CLK
R223 1 2 2.2K_0402 5% PCH CRT_DATA

R224 1 2 150_0402 1% PCH CRT_B
R227 1 2 150_0402 1% PCH CRT_G
R228 1 2 150_0402 1% PCH CRT_R

Pull high at LVDS conn side.




U3D

LVDS


Digital Display Interface

CRT








COUGARPOINT_FCBGA989-D



HDMI D2
HDMI D1
HDMI D0
HDMI CLK




Boot BIOS Strap bit1 BBS1			
		Bit11	Bit10
		Boot BIOS Destination	
GNT1# / GPIO51	0	1	Reserved
	1	0	PCI
	1	1	SPI
	0	0	LPC





OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2

GPI028
On-Die PLL Voltage Regulator
This signal has a weak internal pull up





* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable








Can be configured as wake input to allow wakes from Deep Sleep. If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.




GPI036: CRB1.0 PH200K to +3VS, but CHK1.2 says pull down when not used



	GPI038 OPTIMUS_EN#
* OPTIMUS	0
Non-OPTIMUS	1





PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROG_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06


+1.5VS
 R299 2 0.0603 5% +VCCAFDI_VRM
 +VCCAFDI_VRM
 VCCVRM==>1.5V FOR MOBILE
 VCCVRM==>1.8V FOR DESKTOP
 VCCVRM = 160mA detal waiting for newest spec



0 ohm for current test: delete when phase B

Security Classification		Compal Secret Data		Title	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Rev	57
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019BI	A
Date: Tuesday, December 14, 2010				Sheet	19 of 57


Compal Electronics, Inc.

SCHEMATIC, MB LA-A7121






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	A
Date: Tuesday, December 14, 2010				Sheet	21 of 57



all NC, can't support 3D and high resolution HDMI






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019BI
				Date	Tuesday, December 14, 2010
				Sheet	23 of 57
				Rev	A

For PHQAA EVT Phase only			
Mode	VID1	VID0	+VGA_CORE
P0(Cold)	1	1	0.95 V
P0	0	1	0.950V
P8/P12	0	0	0.825 V


N12M-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	606	790	1.00 V
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GS Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	24 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	26 of 57

31,32 MDB[0..63] ← MDB[0..63]

MDB0 B13
MDB1 D13
MDB2 A13
MDB3 C14
MDB4 C16
MDB5 B16
MDB6 A17
MDB7 D16
MDB8 C13
MDB9 B11
MDB10 A11
MDB11 A11
MDB12 C10
MDB13 C8
MDB14 B8
MDB15 A8
MDB16 F8
MDB17 F8
MDB18 F8
MDB19 F9
MDB20 F12
MDB21 D8
MDB22 D11
MDB23 F11
MDB24 D12
MDB25 F13
MDB26 F13
MDB27 F14
MDB28 F15
MDB29 F16
MDB30 F16
MDB31 F17
MDB32 D29
MDB33 F27
MDB34 F28
MDB35 F28
MDB36 D26
MDB37 F25
MDB38 D24
MDB39 F25
MDB40 F32
MDB41 D33
MDB42 D33
MDB43 F31
MDB44 C33
MDB45 F29
MDB46 D30
MDB47 F29
MDB48 B29
MDB49 C31
MDB50 C29
MDB51 B31
MDB52 C32
MDB53 B32
MDB54 B35
MDB55 B34
MDB56 A29
MDB57 A28
MDB58 A28
MDB59 C28
MDB60 C26
MDB61 D25
MDB62 B25
MDB63 A25

U1400C

Part 3 of 7

MEMORY INTERFACE C

FBC_CMD0 F18 CMDB0
FBC_CMD1 F19 ×
FBC_CMD2 D18 CMDB2
FBC_CMD3 C17 CMDB3
FBC_CMD4 E19 CMDB4
FBC_CMD5 C19 CMDB5
FBC_CMD6 B17 CMDB6
FBC_CMD7 E20 CMDB7
FBC_CMD8 B19 CMDB8
FBC_CMD9 D20 CMDB9
FBC_CMD10 A19 CMDB10
FBC_CMD11 D19 CMDB11
FBC_CMD12 E20 CMDB12
FBC_CMD13 B20 CMDB13
FBC_CMD14 G21 CMDB14
FBC_CMD15 E22 CMDB15
FBC_CMD16 F24 ×
FBC_CMD17 E23 CMDB18
FBC_CMD18 C25 CMDB19
FBC_CMD19 C23 CMDB20
FBC_CMD20 E21 CMDB21
FBC_CMD21 E22 CMDB22
FBC_CMD22 D21 CMDB23
FBC_CMD23 A23 CMDB24
FBC_CMD24 D22 CMDB25
FBC_CMD25 B23 CMDB26
FBC_CMD26 C22 CMDB27
FBC_CMD27 B22 CMDB28
FBC_CMD28 A22 CMDB29
FBC_CMD29 A20 CMDB30
FBC_CMD30 G20 ×
FBC_CMD31

FBC_DQM0 A16 DQMB0
FBC_DQM1 F11 DQMB1
FBC_DQM2 D15 DQMB3
FBC_DQM3 D27 DQMB4
FBC_DQM4 D34 DQMB5
FBC_DQM5 A34 DQMB6
FBC_DQM6 D28 DQMB7
FBC_DQM7

FBC_DQS_RN0 B14 DQSB#0
FBC_DQS_RN1 D9 DQSB#1
FBC_DQS_RN2 E14 DQSB#2
FBC_DQS_RN3 E26 DQSB#3
FBC_DQS_RN4 D31 DQSB#4
FBC_DQS_RN5 A31 DQSB#5
FBC_DQS_RN6 A26 DQSB#6
FBC_DQS_RN7

FBC_DQS_WP0 C14 DQSB0
FBC_DQS_WP1 A10 DQSB1
FBC_DQS_WP2 E10 DQSB2
FBC_DQS_WP3 D14 DQSB3
FBC_DQS_WP4 E26 DQSB4
FBC_DQS_WP5 D32 DQSB5
FBC_DQS_WP6 A32 DQSB6
FBC_DQS_WP7 B26 DQSB7

FBC_WCK0 G14 ×
FBC_WCK0_N G15 ×
FBC_WCK1 G11 ×
FBC_WCK1_N G12 ×
FBC_WCK2 G27 ×
FBC_WCK2_N G28 ×
FBC_WCK3 G24 ×
FBC_WCK3_N G25 ×

FBC_CLK0 E17 CLKB0
FBC_CLK0_N D17 CLKB0# 31

FBC_CLK1 D23 CLKB1
FBC_CLK1_N E23 CLKB1# 32

DQMB[7..0] 31,32
DQSB[7..0] 31,32
DQSB[7..0] 31,32

GB2-128
Mode E - Mirror Mode Mapping




DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

+VRAM_1.5VSO 1 OPT 2 K27
R1447 40.2_0402_1%
FBCAL_PD_VDDQ
1 OPT 2 L27
R1448 40.2_0402_1%
FBCAL_PU_GND
1 OPT 2 M27
R1449 60.4_0402_1%
FBCAL_TERM_GND
2 OPT 1 G19
+VRAM_1.5VSO 2 OPT 1 60.4_0402_1%
R1450 10K_0402_5%
2 OPT 1 G16
1 OPT 1
R1451

N12P-GS1-A1_BGA_973P GS0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC, MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	28 of 57



Memory Partition A - Lower 32 bits



GB2-128
Mode E - Mirror Mode Mapping

	DATA Bus	
Address	0...31	32...63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					4019BI	A
				Date:	Tuesday, December 14, 2010	Sheet 29 of 57

[illegible]

Memory Partition A - Upper 32 bits

U1404

U1405

GB2-128

Mode E - Mirror Mode Mapping

Address	DATA Bus
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15

Memory Partition A - Upper 32 bits

The schematic shows two memory modules, U1404 and U1405, connected to a system bus. The modules are 96-BALL SDRAM DDR3, K4W1G1646E-HC12, FBGA96, X76@.

Power Supply Connections:

- +VRAM_1.5VS:** Connected to VDD and VDDQ pins of both modules.
- +FBA VREF1:** Connected to VREFCA and VREFDQ pins of both modules.
- CLKA1:** Connected to CK and CK#/CKE0 pins of both modules.



Signal Connections:

- MDA[0..63]:** Data bus connections for both modules.
- CMDA[0..31]:** Command bus connections for both modules.
- DQMA[0..31]:** Data bus connections for both modules.
- DQSA[0..31]:** Data bus connections for both modules.
- CS[0..31]:** Chip select connections for both modules.
- RAS[0..31]:** Row address strobe connections for both modules.
- WE[0..31]:** Write enable connections for both modules.
- ODT[0..31]:** On-die termination connections for both modules.

Mode E - Mirror Mode Mapping


Address	DATA Bus
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15

Memory Partition C - Lower 32 bits





GB2-128
Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15



- N12P-GV QS DevID: 0x1050,
1. ROM_SCLK: pull up 5K ohm.
2. STRAP2: pull down 5K ohm.
3. ROM_SO: pull up 10K ohm.
4. STRAP3: pull down 5K ohm.
5. STRAP4: pull down 10K ohm.
6. STRAP_REF2, need to stuff with 40K ohm 1%.
PGOOD (pin E7) stuff 10K ohm.
- STRAP0: as same as N12P-GS with 45K pull up.
STRAP1: pull down 35K as N12P-GS

GV:
GB1b-64



Option Component



GS:

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS_DGPU	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS_DGPU	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLLEN_TERM
ROM_SI	+3VS_DGPU	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS_DGPU	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS_DGPU	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS_DGPU	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	+3VS_DGPU	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_DGPU	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V

N11P-GS	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
64MX16 Samsung SA000035700	H 45K	L 35K	L GV@ GS@	L 20K	L 10K	H 15K
64MX16 Hynix SA000032400	H 45K	L 35K	L GV@ GS@	L 15K	L 10K	H 15K
128MX16 Samsung	H 45K	L 35K	L GS@	L 45K	L 10K	H 15K
128MX16 Hynix SA00003VS10	H 45K	L 35K	L GS@	L 35K	L 10K	H 15K









Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

GPU	DeviceID	ROM_SCLK	STRAP2
N12P-GS	0x0DF4	Pull up 15K	Pull down 25K
N12P-GE	0x0DF5	Pull up 15K	Pull down 30K
N12P-GV	0x1050	Pull up 5K	pull down 5K




Hynix (900MHZ) 64MX16 H5TQ1G63DFR-11C SA000041S40	512MB	0010	PD 15K (SD034150280)	No1 No44
Hynix 2G 128MX16 H5TQ2G63BFR-12C SA00003Y020	1GB	0010	PD 15K (SD034150280)	
Hynix 2G 128MX16 H5TQ2G63BFR-12C SA00003Y020	2GB	0110	PD 34.8k(SD034348280)	No1 No44
Samsung (900MHZ) 64MX16 K4W1G1646G-BC11 SA00004GS10	512MB	0011	PD 20K (SD034200280)	
Samsung (900MHZ) 64MX16 K4W1G1646G-BC11 SA00004GS10	1GB	0011	PD 20K (SD034200280)	
Samsung 2G 128M16 K4W2G1646C-HC12 SA000047Q20	2GB	0111	PD 45.3K(SD034453280)	

XCLK_417
0 277MHz (Default)
1 Reserved




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BI
				Date:	Tuesday, December 14, 2010
				Sheet	33 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121	
Size Custom		Document Number		Rev A	
Date: Tuesday, December 14, 2010		Sheet 34		of 57	




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2009/08/01		Deciphered Date		2010/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB LA-A7121					
						Size		Document Number		Rev	
						Custom		4019B1		A	
						Date:		Tuesday, December 14, 2010		Sheet 36 of 57	





No15

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/12/4				Deciphered Date			
				2010/12/31							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				SCHEMATIC,MB LA-A7121			
				Document Number				4019B1			
				Date				Tuesday, December 14, 2010			
				Sheet				37 of 57			







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019B1
				Date	Tuesday, December 14, 2010
				Sheet	38 of 57
				Rev	A


For Wireless LAN



WWAN





Place as close as JSM1
DET signal, normal Close, connect to GND.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-A7121
Size	Document Number	Sheet	39	Rev A
Date:	Tuesday, December 14, 2010	Sheet	39	of 57

Card Reader


No 41, for measurement



Close to connector





BT Conn. (Port 13)




BT Wire Cable Note:
Pin 3, Pin 4 NC

SP02000FR00




DC021010041 18/5




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/08/10				Title			
Deciphered Date				2010/12/31				SCHEMATIC, MB LA-A7121			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date: Tuesday, December 14, 2010				Sheet 40 of 57				4019B1			






Follow JM50



(Right) 10/04 Check footprint ok
SP01000GE00




To TP/B Conn.



LED


Should Check LED, not the correct P/N

3G/Wireless LED




Battery


Top View LED with Blue/Amber/Red Color




Reserved



Power




HDD



LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB LA-A7121	
Size	Custom	Document Number	4019B1	Rev	A
Date	Tuesday, December 14, 2010	Sheet	42	of	57



USB Host Charger



CB=0	Auto detection charger identification active
CB=1	Connect DP/DM to TDP/TDM

S0	S5(AC)	S5(DC)	EN#	ACTIVE	OFF	USB_CHARGE_2A#	LOW	LOW	LOW	PPON1	LOW	LOW	LOW

Stuff diodes to gate backflow from EC or PPON1.






AC Mode (Adapter In)
Signal Name S0 S3 S5
USB_CHARGE_CB 1 0 0
USB_CHARGE_2A# 0 0 0



DC Mode (Battery >30%)
Signal Name S0 S3 S5
USB_CHARGE_CB 1 0 0
USB_CHARGE_2A# 0 0 0

DC Mode (Battery <30%)
Signal Name S0 S3 S5
USB_CHARGE_CB 1 0 0
USB_CHARGE_2A# 0 1 1


USB_CHARGE_CB Switch Control Bit, 0:Auto Detection, 1:Pass-through
USB_CHARGE_2A# Enable 2A USB Power Switch (Low active)



USB3.0 Connector




Power Button







Lid Switch

(Hall Effect Switch)



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/08/10				Title			
Deciphered Date				2010/12/31				SCHEMATIC,MB LA-A7121			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom				Document Number 4019B1			
Date: Tuesday, December 14, 2010				Sheet 43 of 57				Rev A			




PCB footprint change: UPD720200F1-XXX-A_FBGA_176P-NH
From JM50: P/N change to SA000048H10
10/29 From JM40: P/N change to SA000048H00


	AUXDET(Pin J2)	CSEL(Pin P6)	CLK
Support USB remote wakeup	pull high 10k to VDD33	Tied to GND	Must use 24MHz crystal: mount Y1,R19,C40,C41
Not support USB remote wakeup	Tied to GND	pull high to VDD33	Can use either 48MHz or 24MHz When use 48MHz clock: mount R22,R25

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2009/12/01		2010/12/31		<i>SCHEMATIC, MB 1A-A7121</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGN OR DESIGN AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size 4019B1	Document Number Revision A
Date Tuesday, December 14, 2010				Sheet 44	of 57

For USB 20 small board USB2.0+Audio codec + Jack conn




For LAN small board LAN conn




KS00	
KSI1	PWR SAVE BTN#



PWR board




check:
PWR indicator is the same as PWR_LED?



Int. Speaker Conn.




BUTTON Battery Indicator BTN




KS00	
KSI1	PWR SAVE button
KSI2	Battery ID BTN#

check: PWR_SAVE# and BAT_STAT use keyboard matrix

FAN1 Conn




2P8 * 11




Open Door shut down key

Normally door closed --> BI low --> battery power on
Open door --> BI high --> battery power off






Reset key (shut down)


press: low pulse --> shut down --> need user to press power button to turn on







Security Classification		Compal Secret Data		Title	
Issued Date	2007/1/15	Deciphered Date	2010/12/31	SCHEMATIC, MB LA-A7121	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
		C		401981	A
		Date:		Tuesday, December 14, 2010	Sheet 46 of 57



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	A
				Date	Tuesday, December 14, 2010
				Sheet	47 of 55




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BI
				Date: Tuesday, December 14, 2010	Sheet 48 of 55




For 65W adapter==>action 70W , Recovery 54W
For 90W adapter==>action 97W , Recovery 75W


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	4019BI
				Document Number	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	50 of 55
				Rev	A



$V_o = 1.5V$ $V_{FB} = 0.75V$
 $V = 0.75 * (1 + 10K/10K) = 1.5V$
 $F_{sw} = 298KHz$
 $C_{out} ESR = 15m\ ohm$ $R_{dson(max)} = 5.6\ mohm$ $R_{dson(typ)} = 4.5\ mohm$.
 $I_{peak} = 19.53A$, $I_{max} = 23.44A$, $I_{ocp} = 13.67A$
 $\Delta I = ((19 - 1.5) * (1.5/19)) / (L * F_{sw}) = 4.63A$
 $\Rightarrow 1/2 \Delta I = 2.315A$
choose $R_{cs} = 15K$
 $I_{ocpmax} = ((15K * 11uA) / 0.0045) + 2.315A = 35.65A$
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 2.315A = 23.06A$
 $I_{ocp} = 23.06A - 35.65A$





1.8VSP
 $I_{peak}=3.35A$; $1.2I_{peak}=4.02$; $I_{max}=2.345A$
 $V_{out}=0.6 * (1 + (20K/10K))=1.8V$



VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012	Required
0	0	0.9 V	Yes/Yes	
0	1	0.8 V	Yes/Yes	
1	1	0.75V	No/Yes	
1	1	0.65V	No/Yes	

Note:Use VCCSA_SEL to switch High & Low Level for VID[1]
 (ie. VCCSA_SEL) due to the VID[0] is don't care for this setting.


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				4019B1
				Rev A
				Date: Tuesday, December 14, 2010
				Sheet 52 of 55




<V_o=1.05V> VFB=0.75V
 $V=0.75 \cdot (1 + 4.02K/10K) = 1.052V$
 $F_{sw}=298KHz$

$C_{out} ESR=15m \text{ ohm}$ $R_{dson(max)}=5.6 \text{ mohm}$ $R_{dson(typ)}=4.5 \text{ mohm}$.
 $I_{peak}=12.866A$, $I_{max}=9A$, $I_{ocp}=15.439A$
 $\Delta I = ((19-1.05) \cdot (1.05/19)) / (L \cdot F_{sw}) = 3.33A$
 $\Rightarrow 1/2 \Delta I = 1.665A$
choose $R_{cs}=15K$
 $I_{ocpmax} = ((15K \cdot 11uA) / 0.0045) + 1.665A = 37.62A$
 $I_{ocpmin} = ((15K \cdot 9uA) / (0.0056 \cdot 1.3)) + 1.665A = 23.02A$
 $I_{ocp}=23.02A-37.62A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	SCHEMATIC,MB LA-A7121
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	4019BI
				Date	Tuesday, December 14, 2010
				Sheet	53 of 55
				Rev	A





	GPU_VID1	GPU_VID0	NVIDIA/N12P-GS	NVIDIA/N12P-GV1
P0(Cold)	0	1	1.0V	1.025V
P0(Hot)	1	0	0.975V	1.0V
P8/P12	1	1	0.825V	0.85V
ES	----	----	----	0.925V

11/10 A phase SMT MEMO and Re-work instruction

11/3 NO1: P33, change X76@ R1491 samsung 64*16 PD 26K (from 25K)

11/9 SMT MEMO

NO3: P42, change VBAH P/N: from SA00003M060 to SA000047020, from SA00003V510 to SA00003Y000

NO5: P42, change U11 R2637, R2639, install R2638 for BIOS setting from high active to low active

11/0 rework instruction

NO4: P43,44, delete PPDN1 signal and change D2435

11/0 rework instruction

NO5: P41, add 10K pull high R2235 for EC_PME#

11/0 rework instruction

NO6: Follow NVIDIA Johnson Yeh, for N12P-GV strap pin: below strap setting would need to be changed for N12P-GV-E5

1. ROM_SCLK: pull up 15K ohm.

2. ROM_S0: pull up 10K ohm.

3. STRAP2: pull up 45K ohm.

4. STRAP3: pull down 5K ohm.

5. STRAP4: pull down 10K ohm.

6. STRAP_REF2, need to stuff with 40K ohm 1%.

7. PG000 (pin E7) stuff 10K ohm.

11/11 NO7: From DFB request, P46, change SW2402 to SM100001D10 (P5LMO design)

NO8: From JM40, change JU581 to TopYang DC021011051

11/12 NO9: P41, delete colay EC BIOS ROM U2203

NO10: P46, P46, P46, P46, add EAPD signal for MUTE function in EC common code

NO11: P37, change reserved JU581 to P46, add EAPD signal for MUTE function in EC common code

power circuits JM30_2010-11-12A-FOR DCIN CONNECTOR.dsn combined

11/15 NO12: P46; P34, change JU581 P/N to SP010000G000 (28 pin), and add DMIC_CLK, DMIC_DATA; change JLVDS1 pin definition, but later should confirm with JM40/50

NO13: P46, change JFAN1 P/N to SP020000H900 and swap pin definition

NO8: JU581 footprint change because not sync up with ME

11/16 NO14: P39, change JMLAN1 pin definition: delete pin 17, 19, 8, 10, 12, 14, 16; P17, and delete R249 for no-use PCI CLK to MLAN

NO8: change JU581 to TopYang DC021011051 and use DC021011050 footprint

NO10, P43, change C2595 to SGA00002N80

11/19 NO17: P43, add ON/OFF pull high R2467 to +3VALM_EC and unmount R2466

NO18: From connector list v20, P43, JU583 to DC233000R000

NO19: P46, (1) delete open door shut down key (move to sub board), add 1 connector for this function; (2) change reset key function, delete unmounted components

NO20, P10, for VGA sequence logic, add circuits to DGPU_PWR0K, and from pull high to pull low

11/24 NO23: P44, to avoid leakage, delete R2638 0 ohm and add D2418

NO22: P46, add DC414 J40

11/25 NO24: P44, to avoid SM10 leakage. Follow JM40 to do this circuit

NO24, P14, reserve SMBUS 0 ohm! R396, R397, R398, R399

11/26 NO25: P43, revise USB3.0 function table

power circuits JM30_20101125.dsn combined

11/29 NO26: P18, modify NO20, delete VGA_PWR0K path and add PMOS

NO27: P46, modify P19, add back unpop parts, and reserve 0 ohm test resistor for open door function, use S1@ and S2@ to distinguish them

NO28: P17, delete VGA_ON pull high

NO29: P44, modify NO20, add pull down, change 2N7002

NO30: P19, follow JM40, change R210 to PCH_RSMRST# R instead of PCH_RSMRST#

NO31: P46, follow JM40, change R2415 to S0000007010

NO32: P46, follow JM40, change R2415 location from R1406.2 to Q1406.3

NO33: P46, change R2415 to S0000007010

NO34: P18, modify VGA sequence - using 2 NMOS

NO35: P46, modify reset and shut down function - delete S1@ and S2@ optional

12/1 NO36: Follow JM40 2nd source, D2101, D2106 change to SC500003H00

D2417, D2427, D2435 change to SC100001K00

C186, C1459, C1473, C1474, C1477, C1478, C1484, C1485, C1498, C1506, C1510, C1515, C1538, C1539, C1540, C1541, C1566, C1567, C1568, C1569, C1577, C1578, C1579, C1586, C1603, C2466 change to SE000000K00

NO37: P34, 46, add EMI solution for DMIC_CLK, DMIC_DATA

power circuits JM30_20101131.dsn combined

NO38: P46, from JM40, modify reset button

NO39: P46, from JM40, change D2415 to S0000007010

NO40: From JM40, due to common parts "AND", change U10, U11 to SA000000H00

NO41: add +3VS_CAD 0 ohm for power consumption measurement

new power circuits JM30_20101201.dsn combined again

12/2 NO42: P46, Follow JM40 add 3V_LAN MOS to separate 3VALM

date	Func.	No.	Page
12/8	ROM change	NO43	P33
	description	NO44	P33
	ROM change	NO45	P46
12/9	design change	NO46	P17
	ROM change	NO47	P33
	design change	NO48	P33
should change later	design change	NO49	P17
	design change	NO50	P17
	design change	NO51	P17

www.s-manuals.com