

Compal Confidential

KBYF0 Schematics Document

AMD Griffin Processor with RS780M+SB700

(With ATI MXM/B)

2009-01-22


REV: 0.3

ZZZ1
PCB
DA60000B600-*

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	KBYF0 LA-5051P
				Date:	Tuesday, February 03, 2009
				Sheet	1 of 46
				Rev	0.3

Compal Confidential

Model Name : KBYF0
File Name: LA-5051P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				KBKC0 LA-5051P	
				Date: Tuesday, February 03, 2009	Rev 0.3
				Sheet 2 of 46	

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
B+	AC or battery power rail for power circuit.	NA	NA	NA
+CPU_CORE_0	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Core voltage for CPU	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.05V switched power rail	ON	OFF	OFF
+1.2V_HT	1.25V switched power rail	ON	OFF	OFF
+NB_CORE	1.0V~1.1V switched power rail for NB VDDC	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA and MXM/B	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
No PCI device			

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADM1032	1001 100X b
EEPROM(24C16/02)	1010 000X b	CPU SB	1001 101X b
MXM GMT G781-1	1001 101X b		

SB700 SM Bus 0 address

Device	Address	Device	Address
Clock Generator (ICS9LPRS365)	1101 001Xb	Lan	
DDR DIMM0	1001 000Xb		
DDR DIMM2	1001 010Xb		
Minicard			
Minicard			

EC SM Bus2 address

SB700 SM Bus 1 address

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table


Board ID	PCB Revision
0	0.1
1	0.2
* 2	0.3 0.4 1.0
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
Discrete	VGA@
UMA	UMA@


PROJECT ID Table

Board ID	PROJECT
0	KBKC0 (SJM70)
1	KBYF0 (SJV70)
2	
3	
4	
5	
6	
7	




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2008/11/03	Deciphered Date	2009/11/03					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				
				AMD CPU S1G2 HT I/F				
				Size	Document Number		Rev	
				Customer	KBYF0 LA-5051P		0.3	
Date:				Tuesday, February 03, 2009	Sheet	4 of 46		

Processor DDR2 Memory Interface






PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH







<-> DDRB_SDQ[63..0]

JCPU1C





<-> DDRB_SDM[7..0]

JCPU1C







<-> DDRB_SDM[7..0]

JCPU1C



<-> DDRB_SDM[7..0]

JCPU1C







<-> DDRB_SDM[7..0]

JCPU1C



<-> DDRB_SDM[7..0]


JCPU1C




<-> DDRB_SDM[7..0]

JCPU1C







VDD(+CPU_CORE) decoupling.





VDDIO decoupling.




+CPU_CORE_NB decoupling.



VTT decoupling.








Security Classification	Compal Secret Data			Title	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	AMD CPU S1G2 PWR & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.3
				Document Number	KBYP0 LA-5051P
				Date	Tuesday, February 03, 2009
				Sheet	7 of 46



DIMM1 REV H:5.2mm (BOT)

**RESERVE
+V_DDR_MCH_REF BUFFER CIRCUIT**



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/11/03				Title			
Deciphered Date				2009/11/03				DDR II SO-DIMM 0			
Size				Document Number				Rev			
Custom				KBYF0 LA-5051P				0.3			
Date:				Tuesday, February 03, 2009				Sheet 8 of 46			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<14> PCIE GTX_C_MRX_P0[0..15] <PCIE GTX_C_MRX_P0[0..15]>
<14> PCIE GTX_C_MRX_N0[0..15] <PCIE GTX_C_MRX_N0[0..15]>

<14> PCIE_MTX_C_GRX_P0[0..15] <PCIE_MTX_C_GRX_P0[0..15]>
<14> PCIE_MTX_C_GRX_N0[0..15] <PCIE_MTX_C_GRX_N0[0..15]>

PCIE GTX_C_MRX_P0	C680	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P0_D4	U25B
PCIE GTX_C_MRX_N0	C681	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N0_C4	GFX_RX0P
PCIE GTX_C_MRX_P1	C682	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P1_A3	GFX_RX0N
PCIE GTX_C_MRX_N1	C683	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N1_B3	GFX_RX1P
PCIE GTX_C_MRX_P2	C684	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P2_C2	GFX_RX1N
PCIE GTX_C_MRX_N2	C685	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N2_C1	GFX_RX2P
PCIE GTX_C_MRX_P3	C686	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P3_E5	GFX_RX2N
PCIE GTX_C_MRX_N3	C687	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N3_F5	GFX_RX3P
PCIE GTX_C_MRX_P4	C688	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P4_G5	GFX_RX3N
PCIE GTX_C_MRX_N4	C689	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N4_G0	GFX_RX4P
PCIE GTX_C_MRX_P5	C690	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P5_H5	GFX_RX4N
PCIE GTX_C_MRX_N5	C691	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N5_H6	GFX_RX5P
PCIE GTX_C_MRX_P6	C692	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P6_J5	GFX_RX5N
PCIE GTX_C_MRX_N6	C693	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N6_J5	GFX_RX6P
PCIE GTX_C_MRX_P7	C694	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P7_J7	GFX_RX6N
PCIE GTX_C_MRX_N7	C695	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N7_J8	GFX_RX7P
PCIE GTX_C_MRX_P8	C696	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P8_L5	GFX_RX7N
PCIE GTX_C_MRX_N8	C697	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N8_L6	GFX_RX8P
PCIE GTX_C_MRX_P9	C698	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P9_M8	GFX_RX8N
PCIE GTX_C_MRX_N9	C699	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N9_M8	GFX_RX9P
PCIE GTX_C_MRX_P10	C700	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P10_P7	GFX_RX9N
PCIE GTX_C_MRX_N10	C701	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N10_P7	GFX_RX10P
PCIE GTX_C_MRX_P11	C702	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P11_P5	GFX_RX10N
PCIE GTX_C_MRX_N11	C703	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N11_M5	GFX_RX11P
PCIE GTX_C_MRX_P12	C704	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P12_P8	GFX_RX11N
PCIE GTX_C_MRX_N12	C705	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N12_P8	GFX_RX12P
PCIE GTX_C_MRX_P13	C706	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P13_R6	GFX_RX12N
PCIE GTX_C_MRX_N13	C707	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N13_R5	GFX_RX13P
PCIE GTX_C_MRX_P14	C708	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P14_P4	GFX_RX13N
PCIE GTX_C_MRX_N14	C709	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N14_P4	GFX_RX14P
PCIE GTX_C_MRX_P15	C710	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_P15_T4	GFX_RX14N
PCIE GTX_C_MRX_N15	C711	1	2VGA@ 0.1U 0402 16V7K	PCIE GTX_MRX_N15_T3	GFX_RX15P
				PCIE GTX_MRX_N15_T3	GFX_RX15N

PART 2 OF 6

PCIE I/F GFX

A5	PCIE_MTX_GRX_P0	C451	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P0
B5	PCIE_MTX_GRX_N0	C450	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N0
A4	PCIE_MTX_GRX_P1	C467	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P1
B4	PCIE_MTX_GRX_N1	C466	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N1
A3	PCIE_MTX_GRX_P2	C453	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P2
B3	PCIE_MTX_GRX_N2	C452	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N2
A2	PCIE_MTX_GRX_P3	C469	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P3
B2	PCIE_MTX_GRX_N3	C468	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N3
A1	PCIE_MTX_GRX_P4	C455	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P4
B1	PCIE_MTX_GRX_N4	C454	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N4
A0	PCIE_MTX_GRX_P5	C471	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P5
B0	PCIE_MTX_GRX_N5	C470	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N5
A0	PCIE_MTX_GRX_P6	C457	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P6
B0	PCIE_MTX_GRX_N6	C456	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N6
A0	PCIE_MTX_GRX_P7	C473	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P7
B0	PCIE_MTX_GRX_N7	C472	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N7
A0	PCIE_MTX_GRX_P8	C459	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P8
B0	PCIE_MTX_GRX_N8	C458	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N8
A0	PCIE_MTX_GRX_P9	C475	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P9
B0	PCIE_MTX_GRX_N9	C474	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N9
A0	PCIE_MTX_GRX_P10	C461	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P10
B0	PCIE_MTX_GRX_N10	C460	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N10
A0	PCIE_MTX_GRX_P11	C477	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P11
B0	PCIE_MTX_GRX_N11	C476	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N11
A0	PCIE_MTX_GRX_P12	C463	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P12
B0	PCIE_MTX_GRX_N12	C462	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N12
A0	PCIE_MTX_GRX_P13	C479	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P13
B0	PCIE_MTX_GRX_N13	C478	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N13
A0	PCIE_MTX_GRX_P14	C465	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P14
B0	PCIE_MTX_GRX_N14	C464	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N14
A0	PCIE_MTX_GRX_P15	C481	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_P15
B0	PCIE_MTX_GRX_N15	C480	1	2VGA@0.1U 0402 16V7K	PCIE_MTX_C_GRX_N15

TV Tuner

WLAN

GLAN

<H_CADOP0[0..15]> <H_CADON0[0..15]>
<H_CADIP0[0..15]> <H_CADIN0[0..15]>

<28> PCIE_PTX_C_IRX_P1 <PCIE_PTX_C_IRX_P1>
<28> PCIE_PTX_C_IRX_N1 <PCIE_PTX_C_IRX_N1>
<28> PCIE_PTX_C_IRX_P2 <PCIE_PTX_C_IRX_P2>
<28> PCIE_PTX_C_IRX_N2 <PCIE_PTX_C_IRX_N2>
<28> PCIE_PTX_C_IRX_P3 <PCIE_PTX_C_IRX_P3>
<28> PCIE_PTX_C_IRX_N3 <PCIE_PTX_C_IRX_N3>

PCIE I/F GPP

PCIE I/F SB

<19> SB_RX0P <SB_RX0P>
<19> SB_RX0N <SB_RX0N>
<19> SB_RX1P <SB_RX1P>
<19> SB_RX1N <SB_RX1N>
<19> SB_RX2P <SB_RX2P>
<19> SB_RX2N <SB_RX2N>
<19> SB_RX3P <SB_RX3P>
<19> SB_RX3N <SB_RX3N>

AC8 R33 1 2 1.27K 0402 1%
AB8 R31 1 2 2K 0402 1%
+1.1VS

RS780M_FCBGA528

RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

PCIE_MTX_GRX_P0	C897	1	2	UMA@0.1U 0402 10V7K HDMI TX2+ UMA	HDMI_TX2+ UMA <17>
PCIE_MTX_GRX_N0	C898	1	2	UMA@0.1U 0402 10V7K HDMI TX2- UMA	HDMI_TX2- UMA <17>
PCIE_MTX_GRX_P1	C899	1	2	UMA@0.1U 0402 10V7K HDMI TX1+ UMA	HDMI_TX1+ UMA <17>
PCIE_MTX_GRX_N1	C900	1	2	UMA@0.1U 0402 10V7K HDMI TX1- UMA	HDMI_TX1- UMA <17>
PCIE_MTX_GRX_P2	C901	1	2	UMA@0.1U 0402 10V7K HDMI TX0+ UMA	HDMI_TX0+ UMA <17>
PCIE_MTX_GRX_N2	C902	1	2	UMA@0.1U 0402 10V7K HDMI TX0- UMA	HDMI_TX0- UMA <17>
PCIE_MTX_GRX_P3	C903	1	2	UMA@0.1U 0402 10V7K HDMI CLK+ UMA	HDMI_CLK+ UMA <17>
PCIE_MTX_GRX_N3	C904	1	2	UMA@0.1U 0402 10V7K HDMI CLK- UMA	HDMI_CLK- UMA <17>

0718 Place within 1"
layout 1:2

PART 1 OF 6


HYPER TRANSPORT CPU I/F


H_CADOP0	Y25	HT_RXCAD0P	U25A
H_CADON0	Y24	HT_RXCAD0N	
H_CADOP1	Y23	HT_RXCAD1P	
H_CADON1	Y22	HT_RXCAD1N	
H_CADOP2	Y21	HT_RXCAD2P	
H_CADON2	Y20	HT_RXCAD2N	
H_CADOP3	Y19	HT_RXCAD3P	
H_CADON3	Y18	HT_RXCAD3N	
H_CADOP4	Y17	HT_RXCAD4P	
H_CADON4	Y16	HT_RXCAD4N	
H_CADOP5	Y15	HT_RXCAD5P	
H_CADON5	Y14	HT_RXCAD5N	
H_CADOP6	Y13	HT_RXCAD6P	
H_CADON6	Y12	HT_RXCAD6N	
H_CADOP7	Y11	HT_RXCAD7P	
H_CADON7	Y10	HT_RXCAD7N	
H_CADOP8	Y09	HT_RXCAD8P	
H_CADON8	Y08	HT_RXCAD8N	
H_CADOP9	Y07	HT_RXCAD9P	
H_CADON9	Y06	HT_RXCAD9N	
H_CADOP10	Y05	HT_RXCAD10P	
H_CADON10	Y04	HT_RXCAD10N	
H_CADOP11	Y03	HT_RXCAD11P	
H_CADON11	Y02	HT_RXCAD11N	
H_CADOP12	Y01	HT_RXCAD12P	
H_CADON12	Y00	HT_RXCAD12N	
H_CADOP13	Y00	HT_RXCAD13P	
H_CADON13	Y00	HT_RXCAD13N	
H_CADOP14	Y00	HT_RXCAD14P	
H_CADON14	Y00	HT_RXCAD14N	
H_CADOP15	Y00	HT_RXCAD15P	
H_CADON15	Y00	HT_RXCAD15N	


D24	H_CADIP0	HT_TXCAD0P
D25	H_CADIN0	HT_TXCAD0N
E24	H_CADIP1	HT_TXCAD1P
E25	H_CADIN1	HT_TXCAD1N
F24	H_CADIP2	HT_TXCAD2P
F25	H_CADIN2	HT_TXCAD2N
G24	H_CADIP3	HT_TXCAD3P
G25	H_CADIN3	HT_TXCAD3N
H24	H_CADIP4	HT_TXCAD4P
H25	H_CADIN4	HT_TXCAD4N
I24	H_CADIP5	HT_TXCAD5P
I25	H_CADIN5	HT_TXCAD5N
J24	H_CADIP6	HT_TXCAD6P
J25	H_CADIN6	HT_TXCAD6N
K24	H_CADIP7	HT_TXCAD7P
K25	H_CADIN7	HT_TXCAD7N
L24	H_CADIP8	HT_TXCAD8P
L25	H_CADIN8	HT_TXCAD8N
M24	H_CADIP9	HT_TXCAD9P
M25	H_CADIN9	HT_TXCAD9N
N24	H_CADIP10	HT_TXCAD10P
N25	H_CADIN10	HT_TXCAD10N
O24	H_CADIP11	HT_TXCAD11P
O25	H_CADIN11	HT_TXCAD11N
P24	H_CADIP12	HT_TXCAD12P
P25	H_CADIN12	HT_TXCAD12N
Q24	H_CADIP13	HT_TXCAD13P
Q25	H_CADIN13	HT_TXCAD13N
R24	H_CADIP14	HT_TXCAD14P
R25	H_CADIN14	HT_TXCAD14N
S24	H_CADIP15	HT_TXCAD15P
S25	H_CADIN15	HT_TXCAD15N

H24 H_CLKIP0 <H_CLKIP0>
H25 H_CLKIN0 <H_CLKIN0>
L24 H_CLKIP1 <H_CLKIP1>
L25 H_CLKIN1 <H_CLKIN1>
M24 H_CLKIP0 <H_CLKIP0>
M25 H_CLKIN0 <H_CLKIN0>
P24 H_CLKIP1 <H_CLKIP1>
P25 H_CLKIN1 <H_CLKIN1>
Q24 H_CLKIP0 <H_CLKIP0>
Q25 H_CLKIN0 <H_CLKIN0>
R24 H_CLKIP1 <H_CLKIP1>
R25 H_CLKIN1 <H_CLKIN1>

0718 Place within 1"
layout 1:2







DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO. (VSYNC)
1 : Disable (RS780)
0 : Enable (RS780)




RS780 DFT_GPIO1 <11> SUS_STAT_R# <11.19,26,28,30> PLT_RST#

DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
RS740/RX780: DFT_GPIO1 RS780:SUS_STAT


RS780 use HSYNC to enable SIDE PORT


















RS780 use HSYNC to enable SIDE PORT

RS740/RS780: Enables Side port memory (RS780 use HSYNC#)
0. Enable (RS780)
1 : Disable(RS780)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	KBYP0 LA-5051P	0.3
				Date:	Tuesday, February 03, 2009	Sheet 13 of 46





SR_BCLK

This figure is a detailed schematic diagram for the LCD POWER CIRCUIT and its connection to the LCD/PANEL BOARD. It includes various components such as resistors, capacitors, transistors, and integrated circuits, along with their pin connections and signal paths.

LCD POWER CIRCUIT

The schematic shows the power supply and signal paths for the LCD. Key components include:

- Power Supply:** +LCDVDD, +3VALW, +3VS, +LCDVDD.
- Resistors:** R5 (300K_0603_5%), R9 (100K_0402_5%), R3 (1K_0402_5%), R6 (100K_0402_5%), R7 (100K_0402_5%), R8 (4.7K_0402_5%), R610, R611, R612, R1 (0.0402_5%), R2 (0.0402_5%), R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000, R1001, R1002, R1003, R1004, R1005, R1006, R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014, R1015, R1016, R1017, R1018, R1019, R1020, R1021, R1022, R1023, R1024, R1025, R1026, R1027, R1028, R1029, R1030, R1031, R1032, R1033, R1034, R1035, R1036, R1037, R1038, R1039, R1040, R1041, R1042, R1043, R1044, R1045, R1046, R1047, R1048, R1049, R1050, R1051, R1052, R1053, R1054, R1055, R1056, R1057, R1058, R1059, R1060, R1061, R1062, R1063, R1064, R1065, R1066, R1067, R1068, R1069, R1070, R1071, R1072, R1073, R1074, R1075, R1076, R1077, R1078, R1079, R1080, R1081, R1082, R1083, R1084, R1085, R1086, R1087, R1088, R1089, R1090, R1091, R1092, R1093, R1094, R1095, R1096, R1097, R1098, R1099, R1100, R1101, R1102, R1103, R1104, R1105, R1106, R1107, R1108, R1109, R1110, R1111, R1112, R1113, R1114, R1115, R1116, R1117, R1118, R1119, R1120, R1121, R1122, R1123, R1124, R1125, R1126, R1127, R1128, R1129, R1130, R1131, R1132, R1133, R1134, R1135, R1136, R1137, R1138, R1139, R1140, R1141, R1142, R1143, R1144, R1145, R1146, R1147, R1148, R1149, R1150, R1151, R1152, R1153, R1154, R1155, R1156, R1157, R1158, R1159, R1160, R1161, R1162, R1163, R1164, R1165, R1166, R1167, R1168, R1169, R1170, R1171, R1172, R1173, R1174, R1175, R1176, R1177, R1178, R1179, R1180, R1181, R1182, R1183, R1184, R1185, R1186, R1187, R1188, R1189, R1190, R1191, R1192, R1193, R1194, R1195, R1196, R1197, R1198, R1199, R1200, R1201, R1202, R1203, R1204, R1205, R1206, R1207, R1208, R1209, R1210, R1211, R1212, R1213, R1214, R1215, R1216, R1217, R1218, R1219, R1220, R1221, R1222, R1223, R1224, R1225, R1226, R1227, R1228, R1229, R1230, R1231, R1232, R1233, R1234, R1235, R1236, R1237, R1238, R1239, R1240, R1241, R1242, R1243, R1244, R1245, R1246, R1247, R1248, R1249, R1250, R1251, R1252, R1253, R1254, R1255, R1256, R1257, R1258, R1259, R1260, R1261, R1262, R1263, R1264, R1265, R1266, R1267, R1268, R1269, R1270, R1271, R1272, R1273, R1274, R1275, R1276, R1277, R1278, R1279, R1280



LCD POWER CIRCUIT

W=60mils

W=60mils


LCD/PANEL BD. Conn.

W=40mils

W=60mils

Signal	Pin	Component	Value
TXOUT0+	1	UMA@	0_0404_4P2R_5%
TXOUT0-	2	UMA@	0_0404_4P2R_5%
TXOUT1+	1	UMA@	0_0404_4P2R_5%
TXOUT1-	2	UMA@	0_0404_4P2R_5%
TXOUT2+	1	UMA@	0_0404_4P2R_5%
TXOUT2-	2	UMA@	0_0404_4P2R_5%
TXCLK+	1	UMA@	0_0404_4P2R_5%
TXCLK-	2	UMA@	0_0404_4P2R_5%
TZOUT0+	1	UMA@	0_0404_4P2R_5%
TZOUT0-	2	UMA@	0_0404_4P2R_5%
TZOUT1+	1	UMA@	0_0404_4P2R_5%
TZOUT1-	2	UMA@	0_0404_4P2R_5%
TZOUT2+	1	UMA@	0_0404_4P2R_5%
TZOUT2-	2	UMA@	0_0404_4P2R_5%
TZCLK+	1	UMA@	0_0404_4P2R_5%
TZCLK-	2	UMA@	0_0404_4P2R_5%

Security Classification	Compal Secret Data		Title	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Size B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				KBYFO LA-5051P
				Rev 0.3
Date: Tuesday, February 03, 2009				Sheet 16 of 46




LCD POWER CIRCUIT

LCD/PANEL BD. Conn.


Component List:

- R1: 0.0402 5%
- R2: 0.0402 5%
- R3: 1K_0402 5%
- R4: 0.0402 5%
- R5: 300_0603 5%
- R6: 0.0402 5%
- R7: 100K_0402 5%
- R8: 4.7K_0402 5%
- R9: 100K_0402 5%
- R10: 0.0402 5%
- R11: 0.0402 5%
- R12: 0.0402 5%
- R13: 0.0402 5%
- R14: 0.0402 5%
- R15: 0.0402 5%
- R16: 0.0402 5%
- R17: 0.0402 5%
- R18: 0.0402 5%
- R19: 0.0402 5%
- R20: 0.0402 5%
- R21: 0.0402 5%
- R22: 0.0402 5%
- R23: 0.0402 5%
- R24: 0.0402 5%
- R25: 0.0402 5%
- R26: 0.0402 5%
- R27: 0.0402 5%
- R28: 0.0402 5%
- R29: 0.0402 5%
- R30: 0.0402 5%
- R31: 0.0402 5%
- R32: 0.0402 5%
- R33: 0.0402 5%
- R34: 0.0402 5%
- R35: 0.0402 5%
- R36: 0.0402 5%
- R37: 0.0402 5%
- R38: 0.0402 5%
- R39: 0.0402 5%
- R40: 0.0402 5%
- R41: 0.0402 5%
- R42: 0.0402 5%
- R43: 0.0402 5%
- R44: 0.0402 5%
- R45: 0.0402 5%
- R46: 0.0402 5%
- R47: 0.0402 5%
- R48: 0.0402 5%
- R49: 0.0402 5%
- R50: 0.0402 5%
- R51: 0.0402 5%
- R52: 0.0402 5%
- R53: 0.0402 5%
- R54: 0.0402 5%
- R55: 0.0402 5%
- R56: 0.0402 5%
- R57: 0.0402 5%
- R58: 0.0402 5%
- R59: 0.0402 5%
- R60: 0.0402 5%
- R61: 0.0402 5%
- R62: 0.0402 5%
- R63: 0.0402 5%
- R64: 0.0402 5%
- R65: 0.0402 5%
- R66: 0.0402 5%
- R67: 0.0402 5%
- R68: 0.0402 5%
- R69: 0.0402 5%
- R70: 0.0402 5%
- R71: 0.0402 5%
- R72: 0.0402 5%
- R73: 0.0402 5%
- R74: 0.0402 5%
- R75: 0.0402 5%
- R76: 0.0402 5%
- R77: 0.0402 5%
- R78: 0.0402 5%
- R79: 0.0402 5%
- R80: 0.0402 5%
- R81: 0.0402 5%
- R82: 0.0402 5%
- R83: 0.0402 5%
- R84: 0.0402 5%
- R85: 0.0402 5%
- R86: 0.0402 5%
- R87: 0.0402 5%
- R88: 0.0402 5%
- R89: 0.0402 5%
- R90: 0.0402 5%
- R91: 0.0402 5%
- R92: 0.0402 5%
- R93: 0.0402 5%
- R94: 0.0402 5%
- R95: 0.0402 5%
- R96: 0.0402 5%
- R97: 0.0402 5%
- R98: 0.0402 5%
- R99: 0.0402 5%
- R100: 0.0402 5%
- C1: 4.7U_0805 10V4Z
- C2: 4.7U_0805 10V4Z
- C3: 0.047U_0402 16V7K
- C4: 10U_0805 10V4Z
- C5: 4.7U_0805 10V4Z
- C6: 0.1U_0402 16V4Z
- C7: 0.1U_0402 16V4Z
- C8: 220P_0402 50V7K
- C9: 220P_0402 50V7K
- C10: 0.1U_0402 16V4Z
- C11: 220P_0402 50V7K
- C12: 680P_0402 50V7K
- C13: 68P_0402 50V8J
- C14: 0.0402 5%
- C15: 0.0402 5%
- C16: 0.0402 5%
- C17: 0.0402 5%
- C18: 0.0402 5%
- C19: 0.0402 5%
- C20: 0.0402 5%
- C21: 0.0402 5%
- C22: 0.0402 5%
- C23: 0.0402 5%
- C24: 0.0402 5%
- C25: 0.0402 5%
- C26: 0.0402 5%
- C27: 0.0402 5%
- C28: 0.0402 5%
- C29: 0.0402 5%
- C30: 0.0402 5%
- C31: 0.0402 5%
- C32: 0.0402 5%
- C33: 0.0402 5%
- C34: 0.0402 5%
- C35: 0.0402 5%
- C36: 0.0402 5%
- C37: 0.0402 5%
- C38: 0.0402 5%
- C39: 0.0402 5%
- C40: 0.0402 5%
- C41: 0.0402 5%
- C42: 0.0402 5%
- C43: 0.0402 5%
- C44: 0.0402 5%
- C45: 0.0402 5%
- C46: 0.



CRT Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title CRT Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					KBYF0 LA-5051P	0.3
				Date	Tuesday, February 03, 2009	Sheet 18 of 46



SKU-ID	R509	R510
UMA		POP
DIS	POP	



STRAP PIN



SB Power Domain :S5



SB700

Part 4 of 5

ACPI / WAKE UP EVENTS

USB MISC

USB 1.1

USB 2.0

GPIO

USB OC

HD AUDIO

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC















INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC

INTEGRATED UC



USB-12 Bluetooth

USB-8 MiniCard(WLAN)

USB-6 HS-USB

USB-5 MiniCard(TV)

USB-4 Card Reader

USB-3 USB Camera

USB-2 USB (eSATA) for SJM70

Ext.USB/B for SJV70


USB-1 Ext.USB/B

USB-0 Ext.USB/B



STRAP PIN

Security Classification		Compal Secret Data		Title	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KBV70 LA-5051P
				Date:	Tuesday, February 03, 2009
				Sheet	20 of 46
				Rev	0.3


S - HDD
ODD



Port Number	Pri/SEC,Mas/Slave assignment	SATA drive controlled by
Port 0	Primary master	SATA controller
Port 1	Secondary master	SATA controller
Port 2	Primary slave	SATA controller
Port 3	Secondary slave	SATA controller
Port 4	Primary (Secondary) master	PATA controller
Port 5	Primary (Secondary) slave	PATA controller



Security Classification	Compal Secret Data	Title	
Issued Date	2008/11/03	SB700 SATA/IDE/SPI	
Deciphered Date	2009/11/03	KBYF0 LA-5051P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Rev
		Custom	0.3
		Date:	Tuesday, February 03, 2009
		Sheet	21 of 46




Security Classification		Compal Secret Data		Compal Electronics, Inc. SB700 power/GND			
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title SB700 power/GND			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev	
					KBYF0 LA-5051P	0.3	
				Date:	Tuesday, February 03, 2009	Sheet	22 of 46

REQUIRED STRAPS


NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




	PCI_CLK2 CLK_PCI_PCM	PCI_CLK3 CLK_PCI_DBG	PCI_CLK4	PCI_CLK5	LPC_CLK0 CLK_PCI_EC	LPC_CLK1	RTC_CLK	AZ_RST_CD#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	Internal pull up H,H = Reserved H,L = SPI ROM	L,H = LPC ROM (Default L,NC) L,L = FWH ROM
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT		



DEBUG STRAPS
SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]






	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	







HDD

Adjust HDD1 CHA I/O EQ
Adjust HDD1 CHB I/O EQ







Second-HDD

HDD1 Redriver Chip Enable










ODD












Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/11/03				Deciphered Date			
								2009/11/03			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
Title				HDD & ODD Connector				Document Number			
Size				B				KBYFO LA-5051P			
Date:				Tuesday, February 03, 2009				Sheet 24 of 46			
								Rev 0.3			

Vender suggestion




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2008/11/03		Deciphered Date	
2009/11/03		2009/11/03		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Card Reader JMB385		Size	
				Document Number	
				KBYFO LA-5051P	
				Rev	
				0.3	
				Date:	
				Tuesday, February 03, 2009	
				Sheet	
				25 of 46	



5784

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BCM5764M 5787M	
Size	Document Number	Rev		0.3	
Customer	KBYF0 LA-5051P	Date		Tuesday, February 03, 2009	
Sheet		26		of 46	


For Wireless LAN



H=5.2 mm

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




For TV-Tuner/HW MPEG




H=9.2 mm

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MINI CARD (WLAN & TV-Tuner)		
				Size B	Document Number KBYFO LA-5051P	Rev 0.3
Date: Tuesday, February 03, 2009				Sheet 28	of 46	


Bluetooth Conn.



HS USB PORT




2 PORT




right



1 PORT FOR JV70



Right Up


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				KBYF0 LA-5051P	
				Date: Tuesday, February 03, 2009	Sheet 29 of 46
				Rev 0.3	






To Media/B Conn.


CAP Sensor right JM70





CAP Sensor left for JM70




CAP Sensor up for JV70



To TP/B Conn.






TO POWER BTN/B for JV70



Need Check

To LED/B Conn.




JM70	JV70
1.HDD	1.HDD
2.BT_LED	2.BT_LED
3.CAP_LED	4.NUM_LED
4.NUM_LED	3.CAP_LED



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS, I/O Port & K/B Connector
Size	Document Number	Rev		
Cust	KBYFO LA-5051P	0.3		
Date	Tuesday, February 03, 2009	Sheet	31	of 46

Power Button

ON/OFF switch




Power ON Circuit


***HDA MDC Conn.***

JM70


CIR





Lid Switch (Hall Effect Switch)




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2008/11/03	Deciphered Date		2009/11/03		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title	
						Power OK, Reset and RTC Circuit, TP	
						Size B	Document Number
						KBYFO LA-5051P	
Date		Tuesday, February 03, 2009		Sheet 32 of 46			




HD Audio Codec




DEL SPDIF_HDMI




Codec Regulator




Analog MIC for JV70



Digital MIC for JM70 DMIC Conn.





Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/11/03				Title			
Deciphered Date				2009/11/03				HD Audio Codec ALC268			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B				Document Number			
				KBYFO LA-5051P				Rev 0.3			
				Date: Tuesday, February 03, 2009				Sheet 33 of 46			

Int. Speaker Conn.




LINE Out/Headphone Out



2007/12/07 S/PDIF Out JACK



JM70 LINE-IN JACK







MIC JACK




Security Classification		Compal Secret Data		Title	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Size B	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KBYFO LA-5051P	
				Date:	Tuesday, February 03, 2009
				Sheet	34 of 46

FAN1 Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole	
Size	B	Document Number	KBYFO LA-5051P		Rev
Date:	Tuesday, February 03, 2009	Sheet	35	of	46
				0.3	






+5VALW TO +5VS



+3VALW TO +3VS





+1.8V to +1.8VS




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2008/11/03		Deciphered Date		2009/11/03		Title			
								DC Interface			
Size		Document Number						Rev			
B		KBYF0 LA-5051P						0.3			
Date:		Tuesday, February 03, 2009		Sheet		36		of		46	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SUYIN_200275MR007G161ZL



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/11/03				Title			
				Deciphered Date				BATTERY CONN / OTP			
				2009/11/03				Size			
								Document Number			
								KBK00_KBYF0			
								Rev			
								0.3			
								Date: Tuesday, February 03, 2009			
								Sheet 38 of 46			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



+5VALWP Ipeak=8.444A ; Imax=5.91A
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=9.7285A ~ 11.5615A
Delta I=1.123A (Freq=400KHz)

+3.3VALWP Ipeak=8.444A ; Imax=5.91A
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=9.721A ~ 11.554A
Delta I=1.108A (Freq=300KHz)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KBKCO_KBYF0
				Date:	Tuesday, February 03, 2009
				Sheet	39 of 46
				Rev	0.3

[illegible]


Freq=303KHz
Rfset=1/(1.5E-10 * Freq)=22K

Freq=366KHz
Rfset=1/(1.5E-10 * Freq)=18.2K

Security Classification		Compal Secret Data			Compal Electronics, Inc.						
Issued Date		2008/11/03		Deciphered Date	2009/11/03		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							NB COREP / 1.2VSB				
							Size	Document Number			Rev
							KBKCO_KBYF0			0.1	
Date	Tuesday, February 03, 2009			Sheet	41	of	46				



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					KBKCO_KBYF0
				Rev	0.3
				Date:	Tuesday, February 03, 2009
				Sheet	43 of 46



Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG #	Modify List	Date	Phase
1	EMI request.	EMI request.	0.1	40	Change PR38, PR39, PR108, PR112, PR136, PR150, PR163 from SD0130000080 to SD013220B80.	08, 12/24	to DVT
2	EMI request.	EMI request.	0.1	40	Add PC170, PC171, PC172, PC173, PC174 SE00000G880 S CER CAP 0.1U 25V K X5R 0402	08, 12/24	to DVT
3	EMI request.	EMI request.	0.1	39	Add PL15 SM010016410 S SUPPRE_ KC FBMA-L11-322513-151LMA50T	08, 12/24	to DVT
4	EMI request.	EMI request.	0.1	41	Add PL14 SM010018210 S SUPPRE_ TAI-TECH HCB4532KF -800T90 1812	08, 12/24	to DVT
5	Link CIS error.	Link CIS error.	0.1	40	Change PQ9, PQ10, PQ12 from SB944070000 S TR A04407 1P S08 W/D to SB00000DL00 S TR A04407A 1P S08	08, 12/24	to DVT
6	cost down	cost down	0.1	40	Change PC30 from SGA19331360 S POLY C 330U 6.3V M D3L ESR25M TPE H2.8 to SF000001G00 S_A-P_CAP 330U 6.3V M 6.3X5.7 LESR14M ME	08, 12/24	to DVT
7	cost down	cost down	0.1	40	Change PC35 from SGA20151320 S POLY C 150U 6.3V M D2E TPE ESR18 H1.8 to SF000001G00 S_A-P_CAP 330U 6.3V M 6.3X5.7 LESR14M ME	08, 12/24	to DVT
8	cost down	cost down	0.1	41, 42	Change PC87, PC98 from SGA19331D00 S POLY C 330U 2.5V M D2 TPE LESR15M H1.8 to SF000001G00 S_A-P_CAP 330U 6.3V M 6.3X5.7 LESR14M ME	08, 12/24	to DVT
9	schematic update.	schematic update.	0.1	44	Delete PR198 SD028100380 S RES 1/16W 100K +-5% 0402	08, 12/24	to DVT
10	layout space too small.	layout space too small.	0.1	41	Change PQ23 from SB00000CG00 S TR A04466 1N S08 to SB00000BG00 S TR A04932 2N S08 Delete PQ25 SB00000AJ00 S TR A04712 1N S08	08, 12/24	to DVT
11							
12							
13							
14							
15							
16							
17							
18							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title PIR List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number KBKCO_KBYF0
				Date Tuesday, February 03, 2009	Rev 0.3
				Sheet 45 of 46	

NO DATE	PAGE	MODIFICATION LIST	PURPOSE
12/17	p.12	L3,L4 change from bead to 0 Ohm	
12/17	P.17	Add R858~R865 for VGA HDMI	
12/17	P.18	R374,R375,R376 change from 0 ohm to 10 ohm	
12/17	P.20	R50 ,R53 change from JV70@ to @	
12/17	P.20	R51 ,R52 change from JM70@ to JV70@	
12/17	P.24	JP18 change from ESATA to USB port	
12/17	P.25	R396 change from 10K to 0 Ohm	
12/17	P.31	C905~C907 change from 0.1u to 33P	
12/17	P.31	U19 change from mount to @ ; U18 change from @ to mount	
12/17	P.32	D22 change from mount to @	
12/18	P.24	SATA re-driver IC reserved	
12/22	P.8	Add c124,c128,c151,c155,c55,c119,c113,c197 0.1uF	EMI request
12/22	P.30	Add c40 c41 100P	EMI request
12/22	P.30	Add c42,c43,c45	EMI request
12/22	P.37~p.45	upgrade PWR schematic	
12/22	P.30	Add C65 22uF for CRT flicker	
12/23	P.21	Delete R174,R175	
01/16	P.16	Add r611,r612 connect to INVT_PWM	Vari-Bright reserved
01/16	P.11	Add r347 connect to BKOFF#	Vari-Bright reserved
01/16	P.30	add r288 BKOFF# 4.7k pull low	

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/11/03	Deciphered Date	2009/11/03	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR		
				Size	Document Number	Rev
				KBYF0 LA-5051P		0.3
Date:		Tuesday, February 03, 2009		Sheet	46 of 46	