

Compal Confidential

NAYF0 M/B Schematics Document

Intel Arrandale/Clarkfield Processor with DDRIII + IbeX Peak-M

2009-08-27

REV: 0.1

PCB

zzz
DAZ@
DA80000GT00

NAYF0 LA-5881P REV0 M/B
LA-5881P MB Rev0: DA80000GT00

VRAM PARK

zzz
VRAM PARK@
X76193BOL01
512M HIX

VRAM MAD

zzz
VRAM MAD@
X76193BOL03
1G HIX


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title SCHEMATIC MB A5881		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	401805	A
Date: Tuesday, September 01, 2009				Sheet	1	of 60

Compal Confidential

Model Name : NAYF0
File Name : LA5881

Clock Generator
IDT: 9LRS3199AKLFT
SILEGO: SLG8SP587
133/120/100/96/14.318MHZ to PCH
48MHZ to CardReader
page 12

Fan Control
page 38



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				401805	Rev A
				Date: Tuesday, September 01, 2009	Sheet 2 of 60

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail for PCH	ON	ON	ON
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+5V	5V power rail for PCH	ON	ON	ON
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

EC SM Bus2 address

Ibex SM Bus address

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727	0101 1100b
ISL90728	0111 1100b

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure
ALC 271	271@
ALC 272	272@
ASM1442	ASM@
CH7318	CH@
S3	S3@
NONS3	NONS3@
XDP	XDP@
Switchable	SG@
VGA	VGA@
UMA	UMA@
UMAO	UMAO@
DISO	DISO@
MADISON	MAD@
PARK	PARK@
VRAM MADISON	VRAM MAD@
VRAM PARK	VRAM PARK@

BOM Config

UMA only SKU:UMAO@/UMA@

Switchable PARK SKU: SG@/VGA@/PARK@/VRAM PARK@




Switchable MADISON SKU: SG@/VGA@/MAD@/VRAM MAD@

The same: 272@/ASM@/NONS3@/DAZ@

USB Port Table


USB 2.0	USB 1.1	Port	4 External USB Port	3 External USB Port
EHCI1	UHCI0	0	Ext1 USB	Ext1 USB
		1	Ext2 USB	Ext2 USB
	UHCI1	2	Ext3 USB (JV only)	
		3	Camera	Camera
	UHCI2	4	1st Min-Card	1st Min-Card
		5	2st Min-Card	2st Min-Card
UHCI3	6	Card Reader	Card Reader	
	7	Ext3 USB (JM only)		
EHCI2	UHCI4	8	Ext4 HS USB	Ext3 HS USB
		9		
	UHCI5	10	Blue Tooth	Blue Tooth
		11		
	UHCI6	12		
13				

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401805
Date:				Tuesday, September 01, 2009
				Sheet 3 of 60



eDP Signals MAPPING

eDP Signal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C_GRX_P15	PEG HTX_C_GRX_P0
eDP_TX#0	PEG HTX_C_GRX_N15	PEG HTX_C_GRX_N0
eDP_TX1	PEG HTX_C_GRX_P14	PEG HTX_C_GRX_P1
eDP_TX#1	PEG HTX_C_GRX_N14	PEG HTX_C_GRX_N1
eDP_TX2	PEG HTX_C_GRX_P13	PEG HTX_C_GRX_P2
eDP_TX#2	PEG HTX_C_GRX_N13	PEG HTX_C_GRX_N2
eDP_TX3	PEG HTX_C_GRX_P12	PEG HTX_C_GRX_P3
eDP_TX#3	PEG HTX_C_GRX_N12	PEG HTX_C_GRX_N3
eDP_AUX	PEG GTX_C_HRX_P13	PEG GTX_C_HRX_P2
eDP_AUX#	PEG GTX_C_HRX_N13	PEG GTX_C_HRX_N2
eDP_HPD#	PEG GTX_C_HRX_P12	PEG GTX_C_HRX_P3



CFG0 - PCI-Express Configuration Select

*1:Single PEG
 0:Bifurcation enabled







CFG3 - PCI-Express Static Lane Reversal

*1 :Normal Operation
 0 :Lane Numbers Reversed
 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence

*1:Disabled; No Physical Display Port attached to Embedded Display Port
 0:Enabled; An external Display Port device is connected to the Embedded Display Port

*:Default



JTAG MAPPING

Scan Chain (Default)	STUFF -> R653, R657, R662 NO STUFF -> R655, R660
CPU Only	STUFF -> R653, R655 NO STUFF -> R657, R660, R662
GMCH Only	STUFF -> R660, R662 NO STUFF -> R653, R655, R657

2009/04/23
Intel CRB 1.55 Update
Change R292 to 1.1K_1%, R302 to 3.01K_1%

Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	SCHEMATIC MB A5881	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	A
				Date: Tuesday, September 01, 2009	Sheet 5 of 60

(10) DDR_A_D[0..63]
 (10) DDR_A_DM[0..7]
 (10) DDR_A_DQS[0..7]
 (10) DDR_A_DQS[0..7]
 (10) DDR_A_MA[0..15]

JCPU1C

DDR A D0 A10
 DDR A D1 C10
 DDR A D2 C7
 DDR A D3 A7
 DDR A D4 B10
 DDR A D5 D10
 DDR A D6 E10
 DDR A D7 A8
 DDR A D8 D8
 DDR A D9 F10
 DDR A D10 E6
 DDR A D11 E7
 DDR A D12 E9
 DDR A D13 B7
 DDR A D14 E7
 DDR A D15 C6
 DDR A D16 H8
 DDR A D17 G8
 DDR A D18 K7
 DDR A D19 J8
 DDR A D20 G7
 DDR A D21 G10
 DDR A D22 J7
 DDR A D23 J10
 DDR A D24 L7
 DDR A D25 M6
 DDR A D26 M8
 DDR A D27 L9
 DDR A D28 L6
 DDR A D29 K8
 DDR A D30 K8
 DDR A D31 P9
 DDR A D32 AH5
 DDR A D33 AF5
 DDR A D34 AK6
 DDR A D35 AK7
 DDR A D36 AF6
 DDR A D37 AG5
 DDR A D38 AJ7
 DDR A D39 AJ6
 DDR A D40 AJ10
 DDR A D41 AJ9
 DDR A D42 AL10
 DDR A D43 AK12
 DDR A D44 AK8
 DDR A D45 AL7
 DDR A D46 AK11
 DDR A D47 AL8
 DDR A D48 AN8
 DDR A D49 AM10
 DDR A D50 AR11
 DDR A D51 AL11
 DDR A D52 AM9
 DDR A D53 AN9
 DDR A D54 AT11
 DDR A D55 AP12
 DDR A D56 AM12
 DDR A D57 AN12
 DDR A D58 AM13
 DDR A D59 AT14
 DDR A D60 AT12
 DDR A D61 AL13
 DDR A D62 AR14
 DDR A D63 AP14
 SA_DQ[0] A10
 SA_DQ[1] C10
 SA_DQ[2] C7
 SA_DQ[3] A7
 SA_DQ[4] B10
 SA_DQ[5] D10
 SA_DQ[6] E10
 SA_DQ[7] A8
 SA_DQ[8] D8
 SA_DQ[9] F10
 SA_DQ[10] E6
 SA_DQ[11] E7
 SA_DQ[12] E9
 SA_DQ[13] B7
 SA_DQ[14] E7
 SA_DQ[15] C6
 SA_DQ[16] H8
 SA_DQ[17] G8
 SA_DQ[18] K7
 SA_DQ[19] J8
 SA_DQ[20] G7
 SA_DQ[21] G10
 SA_DQ[22] J7
 SA_DQ[23] J10
 SA_DQ[24] L7
 SA_DQ[25] M6
 SA_DQ[26] M8
 SA_DQ[27] L9
 SA_DQ[28] L6
 SA_DQ[29] K8
 SA_DQ[30] K8
 SA_DQ[31] P9
 SA_DQ[32] AH5
 SA_DQ[33] AF5
 SA_DQ[34] AK6
 SA_DQ[35] AK7
 SA_DQ[36] AF6
 SA_DQ[37] AG5
 SA_DQ[38] AJ7
 SA_DQ[39] AJ6
 SA_DQ[40] AJ10
 SA_DQ[41] AJ9
 SA_DQ[42] AL10
 SA_DQ[43] AK12
 SA_DQ[44] AK8
 SA_DQ[45] AL7
 SA_DQ[46] AK11
 SA_DQ[47] AL8
 SA_DQ[48] AN8
 SA_DQ[49] AM10
 SA_DQ[50] AR11
 SA_DQ[51] AL11
 SA_DQ[52] AM9
 SA_DQ[53] AN9
 SA_DQ[54] AT11
 SA_DQ[55] AP12
 SA_DQ[56] AM12
 SA_DQ[57] AN12
 SA_DQ[58] AM13
 SA_DQ[59] AT14
 SA_DQ[60] AT12
 SA_DQ[61] AL13
 SA_DQ[62] AR14
 SA_DQ[63] AP14

(10) DDR_A_BS0
 (10) DDR_A_BS1
 (10) DDR_A_BS2

(10) DDR_A_CAS#
 (10) DDR_A_RAS#
 (10) DDR_A_WE#

SA_BS[0] AC3
 SA_BS[1] AB2
 SA_BS[2] U7
 SA_CAS# AE1C
 SA_RAS# AB3C
 SA_WE# AE9C

IC_AUB_CFD_rPGA,R1P0
 CONN@

DDR SYSTEM MEMORY A

SA_CK[0] AA6
 SA_CK#0 AA7
 SA_CKE[0] P7
 SA_CK[1] Y6
 SA_CK#1 Y6
 SA_CKE[1] P6
 SA_CS#0 AE2
 SA_CS#1 AE8
 SA_ODT[0] AD8
 SA_ODT[1] AF9
 SA_DM[0] B9
 SA_DM[1] D7
 SA_DM[2] LH7
 SA_DM[3] M7
 SA_DM[4] AG6
 SA_DM[5] AM7
 SA_DM[6] AN10
 SA_DM[7] AN13
 SA_DQS#0 C9
 SA_DQS#1 E8
 SA_DQS#2 J8
 SA_DQS#3 C9
 SA_DQS#4 AH7
 SA_DQS#5 AK9
 SA_DQS#6 AP11
 SA_DQS#7 AT13
 SA_DQS[0] C9
 SA_DQS[1] E8
 SA_DQS[2] J8
 SA_DQS[3] C9
 SA_DQS[4] AH7
 SA_DQS[5] AK9
 SA_DQS[6] AP11
 SA_DQS[7] AT13
 SA_MA[0] Y3
 SA_MA[1] W1
 SA_MA[2] AA8
 SA_MA[3] AA3
 SA_MA[4] V4
 SA_MA[5] AA9
 SA_MA[6] V8
 SA_MA[7] T1
 SA_MA[8] Y9
 SA_MA[9] U6
 SA_MA[10] AD4
 SA_MA[11] U3
 SA_MA[12] AG8
 SA_MA[13] T3
 SA_MA[14] V9
 SA_MA[15] V9
 DDR_A_CLK0 (10)
 DDR_A_CLK0# (10)
 DDR_A_CKE0 (10)
 DDR_A_CLK1 (10)
 DDR_A_CLK1# (10)
 DDR_A_CKE1 (10)
 DDR_A_CS0# (10)
 DDR_A_CS1# (10)
 DDR_A_ODT0 (10)
 DDR_A_ODT1 (10)
 DDR_A_DM0
 DDR_A_DM1
 DDR_A_DM2
 DDR_A_DM3
 DDR_A_DM4
 DDR_A_DM5
 DDR_A_DM6
 DDR_A_DM7
 DDR_A_DQS#0
 DDR_A_DQS#1
 DDR_A_DQS#2
 DDR_A_DQS#3
 DDR_A_DQS#4
 DDR_A_DQS#5
 DDR_A_DQS#6
 DDR_A_DQS#7
 DDR_A_MA0
 DDR_A_MA1
 DDR_A_MA2
 DDR_A_MA3
 DDR_A_MA4
 DDR_A_MA5
 DDR_A_MA6
 DDR_A_MA7
 DDR_A_MA8
 DDR_A_MA9
 DDR_A_MA10
 DDR_A_MA11
 DDR_A_MA12
 DDR_A_MA13
 DDR_A_MA14
 DDR_A_MA15

(11) DDR_B_D[0..63]
 (11) DDR_B_DM[0..7]
 (11) DDR_B_DQS[0..7]
 (11) DDR_B_DQS[0..7]
 (11) DDR_B_MA[0..15]

JCPU1D

DDR B D0 B5
 DDR B D1 A5
 DDR B D2 C3
 DDR B D3 B3
 DDR B D4 E4
 DDR B D5 A6
 DDR B D6 C4
 DDR B D7 D4
 DDR B D8 D1
 DDR B D9 D2
 DDR B D10 F2
 DDR B D11 E1
 DDR B D12 C2
 DDR B D13 F5
 DDR B D14 F3
 DDR B D15 G4
 DDR B D16 H6
 DDR B D17 G2
 DDR B D18 J6
 DDR B D19 J3
 DDR B D20 G5
 DDR B D21 G5
 DDR B D22 J2
 DDR B D23 J1
 DDR B D24 J5
 DDR B D25 L3
 DDR B D26 K2
 DDR B D27 M1
 DDR B D28 K5
 DDR B D29 K4
 DDR B D30 M4
 DDR B D31 N5
 DDR B D32 AE1
 DDR B D33 AE1
 DDR B D34 AG1
 DDR B D35 AK1
 DDR B D36 AG4
 DDR B D37 AG3
 DDR B D38 AJ4
 DDR B D39 AH4
 DDR B D40 AK3
 DDR B D41 AK4
 DDR B D42 AM6
 DDR B D43 AN2
 DDR B D44 AK5
 DDR B D45 AK2
 DDR B D46 AM4
 DDR B D47 AM3
 DDR B D48 AP3
 DDR B D49 AN5
 DDR B D50 AT4
 DDR B D51 AN6
 DDR B D52 AN4
 DDR B D53 AN3
 DDR B D54 AT5
 DDR B D55 AT6
 DDR B D56 AN7
 DDR B D57 AP6
 DDR B D58 AP8
 DDR B D59 AT9
 DDR B D60 AT7
 DDR B D61 AP9
 DDR B D62 AR10
 DDR B D63 AT10
 SB_DQ[0] B5
 SB_DQ[1] A5
 SB_DQ[2] C3
 SB_DQ[3] B3
 SB_DQ[4] E4
 SB_DQ[5] A6
 SB_DQ[6] C4
 SB_DQ[7] D4
 SB_DQ[8] D1
 SB_DQ[9] D2
 SB_DQ[10] F2
 SB_DQ[11] E1
 SB_DQ[12] C2
 SB_DQ[13] F5
 SB_DQ[14] F3
 SB_DQ[15] G4
 SB_DQ[16] H6
 SB_DQ[17] G2
 SB_DQ[18] J6
 SB_DQ[19] J3
 SB_DQ[20] G5
 SB_DQ[21] G5
 SB_DQ[22] J2
 SB_DQ[23] J1
 SB_DQ[24] J5
 SB_DQ[25] L3
 SB_DQ[26] K2
 SB_DQ[27] M1
 SB_DQ[28] K5
 SB_DQ[29] K4
 SB_DQ[30] M4
 SB_DQ[31] N5
 SB_DQ[32] AE1
 SB_DQ[33] AE1
 SB_DQ[34] AG1
 SB_DQ[35] AK1
 SB_DQ[36] AG4
 SB_DQ[37] AG3
 SB_DQ[38] AJ4
 SB_DQ[39] AH4
 SB_DQ[40] AK3
 SB_DQ[41] AK4
 SB_DQ[42] AM6
 SB_DQ[43] AN2
 SB_DQ[44] AK5
 SB_DQ[45] AK2
 SB_DQ[46] AM4
 SB_DQ[47] AM3
 SB_DQ[48] AP3
 SB_DQ[49] AN5
 SB_DQ[50] AT4
 SB_DQ[51] AN6
 SB_DQ[52] AN4
 SB_DQ[53] AN3
 SB_DQ[54] AT5
 SB_DQ[55] AT6
 SB_DQ[56] AN7
 SB_DQ[57] AP6
 SB_DQ[58] AP8
 SB_DQ[59] AT9
 SB_DQ[60] AT7
 SB_DQ[61] AP9
 SB_DQ[62] AR10
 SB_DQ[63] AT10

(11) DDR_B_BS0
 (11) DDR_B_BS1
 (11) DDR_B_BS2
 (11) DDR_B_CAS#
 (11) DDR_B_RAS#
 (11) DDR_B_WE#

DDR B BS0 AB1
 DDR B BS1 W5
 DDR B BS2 R7
 DDR B CAS# AC5C
 DDR B RAS# Y7C
 DDR B WE# AC6C

IC_AUB_CFD_rPGA,R1P0
 CONN@

DDR SYSTEM MEMORY - B

SB_CK[0] W8
 SB_CK#0 W9
 SB_CKE[0] M3
 SB_CK[1] V7
 SB_CK#1 V6
 SB_CKE[1] M2
 SB_CS#0 AB8
 SB_CS#1 AD6
 SB_ODT[0] AC7
 SB_ODT[1] AD1
 DDR_B_CLK0 (11)
 DDR_B_CLK0# (11)
 DDR_B_CLK1 (11)
 DDR_B_CLK1# (11)
 DDR_B_CKE1 (11)
 DDR_B_CS0# (11)
 DDR_B_CS1# (11)
 DDR_B_ODT0 (11)
 DDR_B_ODT1 (11)

D4 DDR B DM0
 E1 DDR B DM1
 H3 DDR B DM2
 K1 DDR B DM3
 AH1 DDR B DM4
 AL2 DDR B DM5
 AR4 DDR B DM6
 AT8 DDR B DM7


D5 DDR B DQS#0
 E4 DDR B DQS#1
 H4 DDR B DQS#2
 L4 DDR B DQS#3
 AH2 DDR B DQS#4
 AL4 DDR B DQS#5
 AR5 DDR B DQS#6
 AR8 DDR B DQS#7

C5 DDR B DQS0
 E3 DDR B DQS1
 H4 DDR B DQS2
 M5 DDR B DQS3
 AG2 DDR B DQS4
 AL5 DDR B DQS5
 AP5 DDR B DQS6
 AR7 DDR B DQS7

U5 DDR B MA0
 V2 DDR B MA1
 T5 DDR B MA2
 V3 DDR B MA3
 R1 DDR B MA4
 TR DDR B MA5
 R2 DDR B MA6
 R6 DDR B MA7
 R4 DDR B MA8
 R5 DDR B MA9
 AB5 DDR B MA10
 P3 DDR B MA11
 R3 DDR B MA12
 AF7 DDR B MA13
 P5 DDR B MA14
 N1 DDR B MA15

SB_MA[0] U5
 SB_MA[1] V2
 SB_MA[2] T5
 SB_MA[3] V3
 SB_MA[4] R1
 SB_MA[5] TR
 SB_MA[6] R2
 SB_MA[7] R6
 SB_MA[8] R4
 SB_MA[9] R5
 SB_MA[10] AB5
 SB_MA[11] P3
 SB_MA[12] R3
 SB_MA[13] AF7
 SB_MA[14] P5
 SB_MA[15] N1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number		Rev		A
B	401805				
Date:	Tuesday, September 01, 2009	Sheet	6	of	60



VID(6:0)--0100111


CSC (Current Sense Configuration)
8/25

CPU_VID0	R340	2	1K	0402	1%
CPU_VID1	R341	2	1K	0402	1%
CPU_VID2	R342	2	1K	0402	1%
CPU_VID3	R343	2	1K	0402	1%
CPU_VID4	R344	2	1K	0402	1%
CPU_VID5	R345	2	1K	0402	1%
CPU_VID6	R346	2	1K	0402	1%
H_DPRSLPVR	R347	2	1K	0402	1%
H_PSI#	R348	2	1K	0402	1%


VTT Rail
Auburndale +1.1VS_VTT=1.05V
Clarksfield +1.1VS_VTT=1.1V

+CPU-CORE Decoupling	C, uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X470uF	4m ohm/4	2X470uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	

Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	SCHEMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer 401805
Date: Tuesday, September 01, 2009				Sheet 7 of 60






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number			Rev	A
Customer	401805			Date:	Tuesday, September 01, 2009
			Sheet	8	of 60



IC_AUB_CFD_rPGA_R1P0
CONN@



IC_AUB_CFD_rPGA_R1P0
CONN@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	SCHMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	401805
				Date:	Tuesday, September 01, 2009
				Sheet	9 of 60
				Rev	A



2009/05/19
M2 Circuit unpop
Pop M3 Circuit

2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREFDQ Platform
Design Guide Change Details




(5) SM_DRAMRST#
(11,18) RST_GATE



BOM structure change 08/17
R942 POP-NONS3@
R155,R941,Q80 @-S3@

Layout Note:
Place near JDIMM1


Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA



Layout Note:
Place near JDIMM1.203 & JDIMM1.204




7/14 Change
+DDR_VREF_CA_DIMM




DDR3 SO-DIMM A
Standard Type

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Schematic MB A5881	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTOMER TO ANY OTHER DEPARTMENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev	Date: Tuesday, September 01, 2009 Sheet 10 of 60		
Customer	401805	A			




2008/9/8 #400755
Calpella Clarksfield
DDR3 SO-DIMM
VREPDQ Platform
Design Guide Change Details

2009/05/19
M2 Circuit unpop
Pop M3 Circuit




Layout Note:
Place near JDIMM2

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA





Layout Note:
Place near JDIMM2.203 & JDIMM2.204




7/14 Change

**DDR3 SO-DIMM B
Standard Type**



Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	2008/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. SCHMATIC MB A5881 401805 Date: Tuesday, September 01, 2009 Sheet 11 of 60



Clock Generator




reserve C1227, C1226 for EMI request 08/23



PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz


Security Classification		Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date	2009/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title: SCHEMATIC MB A5881			
Size	Document Number	Rev	
Custom	401805	A	
Date:	Tuesday, September 01, 2009	Sheet	12 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number			Rev	
Customer	401805			A	
Date:	Tuesday, September 01, 2009	Sheet	13	of 60	


For PCIE LAN




For Wireless LAN




For Mini2




For PCIE LAN






For Wireless LAN




For Mini2



PCIECLKREQ(0,3,4,5,6,7)# Should have a 10K pull up to +3VALW, PCIECLKREQ(1,2), Should have a 10K pull up to +3VS



1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP



6/9 MOW23 Request add 25MHz crystal supporting Integrated Graphics


Project ID		
ID1	ID0	Project
0	0	JV
0	1	Future

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	Date		Sheet	Rev
Customer	401805	Tuesday, September 01, 2009		14	A
				of	60


- (4) DMI_HTX_PRX_N[0..3] DMI_HTX_PRX_N[0..3]
- (4) DMI_HTX_PRX_P[0..3] DMI_HTX_PRX_P[0..3]
- (4) DMI_PTX_HRX_N[0..3] DMI_PTX_HRX_N[0..3]
- (4) DMI_PTX_HRX_P[0..3] DMI_PTX_HRX_P[0..3]

- (4) H_FDI_TXN[0..7] H_FDI_TXN0..7
- (4) H_FDI_TXP[0..7] H_FDI_TXP0..7


7/17 R110 Change BOM Structure for follow check list p.23



7/14 Change




7/17 R72 KAV60 DEL





(5) PM_DRAM_PWRGD

(38) SUS_PWR_ACK



10/2 Intel suggestion change to 10K
7/14 Change



del R917 08/21






No used Integrated LAN, connecting LAN_RST# to GND




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	Date		Sheet	Rev
Customer	401805	Tuesday, September 01, 2009		15	A
				of	60

7/14 Change




R126 1K_0402_0.5%
2/3 Change to 1K_0402_0.5% from Intel Suggestion. (EDS 1.0 is incorrect)

change PWMSEL_1# net name to DGPU_PWMSEL# 08/17



7/17 Del R760 (Dis only) Add R1123 (Dis only) 08/18

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number			Rev	A
Customer	401805			Date:	Tuesday, September 01, 2009
			Sheet	16	of 60





(29,30) DGPU_SELECT#

(16,29) DGPU_PWMSEL#

T3 PAD @ TP_PCI_RST#

(38) CLK_PCI_LPC
(14) CLK_PCI_FB

2008/1/6 2009MOW01 change to 22 ohm



7/14 Change


USB/B
USB/B
USB Conn. (HS)
USB Conn.

Card Reader
CMOS Camera (LVDS)


Bluetooth
Mini Card(WLAN)

7/21 Change

OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2




add R1124 08/18



Danbury Technology Enabled	
NV_ALE	High = Enabled Low = Disabled

DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

(For USB Port0, 1)
(For USB Port5)
(For USB Port8)




7/21 Change

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI *


A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap High = Default

Security Classification		Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date	2009/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title SCHEMATIC MB A5881		
Size	Document Number	Rev
Customer	401805	A
Date:	Tuesday, September 01, 2009	Sheet 17 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number			Rev	
Customer	401805			A	
Date:	Tuesday, September 01, 2009	Sheet	18	of 60	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	SCHMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	A
Customer	401805			Date:	Tuesday, September 01, 2009
Sheet	19	of	60		

DG 0.8 is 10uH Inductor (Page 290)
 Have Internal VRM (DG0.8 Page 293)



All Ixbox Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails

POWER

USB

Clock and Miscellaneous

PCI/GPIO/LPC

SATA

CPU

RTC

Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		A	
Customer	401805	Date		Tuesday, September 01, 2009 Sheet 20 of 60	

7/14 Change

DG 0.8 is 10uH Inductor (Page 291)
 Have Internal VRM (DG0.8 Page 293)

U32I		
AY7	VSS[159]	VSS[259]
B11	VSS[160]	VSS[260]
B15	VSS[161]	VSS[261]
B19	VSS[162]	VSS[262]
B23	VSS[163]	VSS[263]
B31	VSS[164]	VSS[264]
B35	VSS[165]	VSS[265]
B39	VSS[166]	VSS[266]
B43	VSS[167]	VSS[267]
B47	VSS[168]	VSS[268]
B7	VSS[169]	VSS[269]
BG12	VSS[170]	VSS[270]
BB12	VSS[171]	VSS[271]
BB16	VSS[172]	VSS[272]
BB20	VSS[173]	VSS[273]
BB24	VSS[174]	VSS[274]
BB30	VSS[175]	VSS[275]
BB34	VSS[176]	VSS[276]
BB38	VSS[177]	VSS[277]
BB42	VSS[178]	VSS[278]
BB49	VSS[179]	VSS[279]
BB5	VSS[180]	VSS[280]
BC10	VSS[181]	VSS[281]
BC14	VSS[182]	VSS[282]
BC18	VSS[183]	VSS[283]
BC22	VSS[184]	VSS[284]
BC32	VSS[185]	VSS[285]
BC36	VSS[186]	VSS[286]
BC40	VSS[187]	VSS[287]
BC44	VSS[188]	VSS[288]
BC52	VSS[189]	VSS[289]
BH9	VSS[190]	VSS[290]
BH9	VSS[191]	VSS[291]
BD48	VSS[192]	VSS[292]
BD49	VSS[193]	VSS[293]
BD5	VSS[194]	VSS[294]
BE12	VSS[195]	VSS[295]
BE16	VSS[196]	VSS[296]
BE20	VSS[197]	VSS[297]
BE24	VSS[198]	VSS[298]
BE30	VSS[199]	VSS[299]
BE34	VSS[200]	VSS[300]
BE38	VSS[201]	VSS[301]
BE42	VSS[202]	VSS[302]
BE46	VSS[203]	VSS[303]
BE48	VSS[204]	VSS[304]
BE50	VSS[205]	VSS[305]
BE6	VSS[206]	VSS[306]
BE8	VSS[207]	VSS[307]
BF3	VSS[208]	VSS[308]
BF49	VSS[209]	VSS[309]
BF51	VSS[210]	VSS[310]
BG18	VSS[211]	VSS[311]
BG24	VSS[212]	VSS[312]
BG4	VSS[213]	VSS[313]
BG50	VSS[214]	VSS[314]
BH11	VSS[215]	VSS[315]
BH15	VSS[216]	VSS[316]
BH19	VSS[217]	VSS[317]
BH23	VSS[218]	VSS[318]
BH31	VSS[219]	VSS[319]
BH35	VSS[220]	VSS[320]
BH39	VSS[221]	VSS[321]
BH43	VSS[222]	VSS[322]
BH47	VSS[223]	VSS[323]
BH7	VSS[224]	VSS[324]
C12	VSS[225]	VSS[325]
C50	VSS[226]	VSS[326]
D51	VSS[227]	VSS[327]
E12	VSS[228]	VSS[328]
E16	VSS[229]	VSS[329]
E20	VSS[230]	VSS[330]
E24	VSS[231]	VSS[331]
E30	VSS[232]	VSS[332]
E34	VSS[233]	VSS[333]
E38	VSS[234]	VSS[334]
E42	VSS[235]	VSS[335]
E46	VSS[236]	VSS[336]
E48	VSS[237]	VSS[337]
E6	VSS[238]	VSS[338]
E8	VSS[239]	VSS[339]
F49	VSS[240]	VSS[340]
F5	VSS[241]	VSS[341]
G10	VSS[242]	VSS[342]
G14	VSS[243]	VSS[343]
G18	VSS[244]	VSS[344]
G2	VSS[245]	VSS[345]
G22	VSS[246]	VSS[346]
G32	VSS[247]	VSS[347]
G36	VSS[248]	VSS[348]
G40	VSS[249]	VSS[349]
G44	VSS[250]	VSS[350]
G52	VSS[251]	VSS[351]
H16	VSS[252]	VSS[352]
H20	VSS[253]	VSS[353]
H30	VSS[254]	VSS[354]
H30	VSS[255]	VSS[355]
H34	VSS[256]	VSS[356]
H38	VSS[257]	VSS[356]
H42	VSS[258]	VSS[356]

REV1.0

IBEXPEAK-M_FCBGA107

U32H		
AB16	VSS[0]	
AA19	VSS[1]	VSS[80]
AA20	VSS[2]	VSS[81]
AA22	VSS[3]	VSS[82]
AM19	VSS[4]	VSS[83]
AA24	VSS[5]	VSS[84]
AA26	VSS[6]	VSS[85]
AA28	VSS[7]	VSS[86]
AA30	VSS[8]	VSS[87]
AA31	VSS[9]	VSS[88]
AA32	VSS[10]	VSS[89]
AB11	VSS[11]	VSS[90]
AB15	VSS[12]	VSS[91]
AB23	VSS[13]	VSS[92]
AB30	VSS[14]	VSS[93]
AB31	VSS[15]	VSS[94]
AB32	VSS[16]	VSS[95]
AB38	VSS[17]	VSS[96]
AB43	VSS[18]	VSS[97]
AB47	VSS[19]	VSS[98]
AB5	VSS[20]	VSS[99]
AB8	VSS[21]	VSS[100]
AC2	VSS[22]	VSS[101]
AC52	VSS[23]	VSS[102]
AD11	VSS[24]	VSS[103]
AD12	VSS[25]	VSS[104]
AD16	VSS[26]	VSS[105]
AD23	VSS[27]	VSS[106]
AD30	VSS[28]	VSS[107]
AD31	VSS[29]	VSS[108]
AD32	VSS[30]	VSS[109]
AD34	VSS[31]	VSS[110]
AD35	VSS[32]	VSS[111]
AD42	VSS[33]	VSS[112]
AD44	VSS[34]	VSS[113]
AD49	VSS[35]	VSS[114]
AD7	VSS[36]	VSS[115]
AE2	VSS[37]	VSS[116]
AE4	VSS[38]	VSS[117]
AE12	VSS[39]	VSS[118]
Y13	VSS[40]	VSS[119]
AH49	VSS[41]	VSS[120]
AU4	VSS[42]	VSS[121]
AF35	VSS[43]	VSS[122]
AF13	VSS[44]	VSS[123]
AN34	VSS[45]	VSS[124]
AF45	VSS[46]	VSS[125]
AF46	VSS[47]	VSS[126]
AF49	VSS[48]	VSS[127]
AF5	VSS[49]	VSS[128]
AF8	VSS[50]	VSS[129]
AG2	VSS[51]	VSS[130]
AG52	VSS[52]	VSS[131]
AH11	VSS[53]	VSS[132]
AH15	VSS[54]	VSS[133]
AH16	VSS[55]	VSS[134]
AH24	VSS[56]	VSS[135]
AH32	VSS[57]	VSS[136]
AV18	VSS[58]	VSS[137]
AH43	VSS[59]	VSS[138]
AH47	VSS[60]	VSS[139]
AH7	VSS[61]	VSS[140]
AJ19	VSS[62]	VSS[141]
AJ2	VSS[63]	VSS[142]
AJ20	VSS[64]	VSS[143]
AJ22	VSS[65]	VSS[144]
AJ23	VSS[66]	VSS[145]
AJ26	VSS[67]	VSS[146]
AJ28	VSS[68]	VSS[147]
AJ32	VSS[69]	VSS[148]
AJ34	VSS[70]	VSS[149]
AT5	VSS[71]	VSS[150]
Y19	VSS[72]	VSS[151]
AK12	VSS[73]	VSS[152]
AM41	VSS[74]	VSS[153]
AN19	VSS[75]	VSS[154]
AK26	VSS[76]	VSS[155]
AK22	VSS[77]	VSS[156]
AK23	VSS[78]	VSS[157]
AK28	VSS[79]	VSS[158]

REV1.0

IBEXPEAK-M_FCBGA107



AK30	VSS[80]
AK31	VSS[81]
AK32	VSS[82]
AK34	VSS[83]
AK35	VSS[84]
AK38	VSS[85]
AK43	VSS[86]
AK46	VSS[87]
AK49	VSS[88]
AK5	VSS[89]
AK8	VSS[90]
AL2	VSS[91]
AL52	VSS[92]
AM11	VSS[93]
BB44	VSS[94]
AD24	VSS[95]
AM20	VSS[96]
AM22	VSS[97]
AM24	VSS[98]
AM26	VSS[99]
AM28	VSS[100]
BA42	VSS[101]
AM30	VSS[102]
AM31	VSS[103]
AM32	VSS[104]
AM34	VSS[105]
AM35	VSS[106]
AM38	VSS[107]
AM39	VSS[108]
AM42	VSS[109]
AM42	VSS[110]
AV22	VSS[111]
AM49	VSS[112]
AM7	VSS[113]
AA50	VSS[114]
BB10	VSS[115]
AN52	VSS[116]
AN50	VSS[117]
AN52	VSS[118]
AP12	VSS[119]
AP42	VSS[120]
AP46	VSS[121]
AP49	VSS[122]
AP5	VSS[123]
AP8	VSS[124]
AR2	VSS[125]
AR52	VSS[126]
AT11	VSS[127]
BA12	VSS[128]
AH48	VSS[129]
AT32	VSS[130]
AT36	VSS[131]
AT41	VSS[132]
AT47	VSS[133]
AT7	VSS[134]
AV12	VSS[135]
AV16	VSS[136]
AV20	VSS[137]
AV24	VSS[138]
AV30	VSS[139]
AV34	VSS[140]
AV38	VSS[141]
AV42	VSS[142]
AV46	VSS[143]
AV49	VSS[144]
AV5	VSS[145]
AV8	VSS[146]
AW14	VSS[147]
AW18	VSS[148]
AW2	VSS[149]
BF9	VSS[150]
AW32	VSS[151]
AW36	VSS[152]
AW40	VSS[153]
AW52	VSS[154]
AY11	VSS[155]
AY43	VSS[156]
AY47	VSS[157]

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	Rev		A	
Custom	401805				
Date:	Tuesday, September 01, 2009	Sheet	21	of 60	

PARK@ U75

216-0774007 All PARK PRO M2 0FA

add for DPST support.



M96 P/N : SA00002UQ50 (S IC 216-0729042-00 A13 M96 FCBGA962 0FA)
 M92 P/N : SA00002YX10 (S IC 216-0728014 A12 M92-M2 XT FCBGA 0FA)

MADISON P/N:SA00003M300 (S IC 216-0772000 MADISON PRO FCBGA 0FA)
 PARK P/N:SA00003M300 (S IC 216-0774007 All PARK PRO M2 0FA)


Security Classification	Compal Secret Data	
Issued Date	2009/7/14	Deciphered Date
		2010/07/14

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title		
SCHEMATIC MB A5881		
Size	Document Number	Rev
Custom	401805	A
Date:	Tuesday, September 01, 2009	Sheet 22 of 60

Strap Name		Pin Straps Description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
STRAP_BIF_GPIO_EN	GPIO22	Enable CLKREQ Power Management 0: CLKREQ power management capability is disabled 1: CLKREQ power management capability is enabled	0
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0): a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
CCBYPASS	GENERICC		0
SMS_EN_HARD	H2SYNC		0
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0

Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
Samsung	0	0	0	0
HYNIX	1	0	0	0












del R982,R981,R980,R979 08/12




Do not PU R177 for GPIO22 if not implement external flash ROM



del C984 08/18
change R1010 from 0603 to 0402 08/18 R1010




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/7/14	Deciphered Date	2010/07/14	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401805	Rev A
				Date	Tuesday, September 01, 2009 Sheet 23 of 60




	M96	Mannhattan
R1030	4.7K Ohm SD028470180	10K Ohm SD028100280
R1025	0 Ohm SD028000080	680 Ohm SD028680080
R1024	4.7K Ohm SD028470180	DNI
C993	1000 pF SE074102K80	68 pF SE071680J80

Security Classification	Compal Secret Data		Title	
Issued Date	2009/7/14	Deciphered Date	2010/07/14	SCHEMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date:	Tuesday, September 01, 2009	Sheet 24 of 60
Custom	401805			Rev A



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/7/14	Deciphered Date	2010/07/14	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Title		Rev
Custom	401805	SCHEMATIC MB A5881		A
Date:	Tuesday, September 01, 2009	Sheet	25	of 60




GND

Ball AW34 and AW35 are short to GND in M96, but NC in Broadway

add R1155 08/18

Security Classification		Compal Secret Data	
Issued Date	2009/7/14	Deciphered Date	2010/07/14
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			



Compal Electronics, Inc.			
SCHEMATIC MB A5881			
Size	Document Number		Rev
Custom	401805		A
Date:	Tuesday, September 01, 2009	Sheet	26 of 60



Pull high for Madison and Park...

VRAM P/N :
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)


Security Classification		Compal Secret Data		Title	
Issued Date	2009/7/14	Deciphered Date	2010/07/14	Compal Electronics, Inc.	
				SCHEMATIC MB A5881	
				Size	Document Number
				Custom	401805
				Date	Tuesday, September 01, 2009
				Sheet	27 of 60
				Rev	A





Security Classification	Compal Secret Data		Title	
Issued Date	2009/7/14	Deciphered Date	2010/07/14	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHMATIC MB A5881 Size: Custom Document Number: 401805 Date: Tuesday, September 01, 2009 Sheet: 28 of 60

LCD POWER CIRCUIT



7/14 Change




LCD/LED PANEL Conn.



UMA ONLY



7/21 DEL R464 R878







Security Classification	Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date
		2009/08/10

Compal Electronics, Inc.	
Title	SCHEMATIC MB A5881
Size	Document Number
Customer	401805
Date	Tuesday, September 01, 2009
Sheet	29 of 80

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


CRT Connector

Change L31,L28,L26,C415,C411,C405,C412,C409,C401
BOM structure UMA@-POP 08/18



pull-up 2.2k on PCH side
pull-up 2k on GPU SIDE

SEL1->Port 0~4 SEL2->Port5~6
(L--B1 Output H--B2 Output)




Check bom

7/17 Del R895 R897 DIS only@
add R1131,R1132 DIS only 08/18
del R1131,R1132 08/19

Reserved for UMA only

PCH CRT R	R699	2	UMA@1	0.0402 5%	CRT R
PCH CRT G	R700	2	UMA@1	0.0402 5%	CRT G
PCH CRT B	R701	2	UMA@1	0.0402 5%	CRT B
PCH CRT HSYNC	R702	2	UMA@1	0.0402 5%	CRT HSYNC
PCH CRT VSYNC	R703	2	UMA@1	0.0402 5%	CRT VSYNC

Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881
Size B	Document Number	Date:	Sheet	Rev
	401805	Tuesday, September 01, 2009	30 of 60	A





Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	Date:		Rev	A
Custom	401805	Tuesday, September 01, 2009		Sheet	31 of 60

(13) SATA_PTX_DRX_P0
 (13) SATA_PTX_DRX_N0
 (13) SATA_DTX_C_PRX_N0
 (13) SATA_DTX_C_PRX_P0


PI2EQX323BLZHE change to SN75LVCP412R

+1.5vs change to +3vs 08/11




Adjust HDD1 PCH TX Swing


Add R953,R954,R955,R956 08/10



SATA HDD1 Conn.




SATA ODD Conn.



x_EQ	Compliance Channel @ 1.5 GHz
0	1.5dB ± 1.0dB
1	5.5dB ± 1.0dB

x_EM	Compliance Channel @ 1.5 GHz
0	0dB
1	-3.5dB



Placea caps. near ODD CONN.




(13) SATA_PTX_DRX_P1
 (13) SATA_PTX_DRX_N1
 (13) SATA_DTX_C_PRX_N1
 (13) SATA_DTX_C_PRX_P1





SATA HDD2 Conn.






(13) SATA_PTX_DRX_P4
 (13) SATA_PTX_DRX_N4
 (13) SATA_DTX_C_PRX_N4
 (13) SATA_DTX_C_PRX_P4







	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1




Security Classification		Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date	2009/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title		
SCHEMATIC MB A5881		
Size	Document Number	Rev
Custom	401805	A
Date:	Tuesday, September 01, 2009	Sheet 33 of 60




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number			Rev	
B	401805			A	
Date:	Tuesday, September 01, 2009	Sheet	34	of	60

Vender suggestion





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number			Rev	A
Customer	401805			Date:	Tuesday, September 01, 2009
				Sheet	35 of 60

For Wireless LAN



Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)







12/26 Delete ESATA Function

7/14 Change


To USB/B Connector (Port 0,1)




To USB Conn. (Port 8)



Bluetooth Conn.



BT Conn. (Port 10)



BT Wire Cable Note:
Pin 6, Pin 7 NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	Date		Sheet	Rev
Customer	401805	Tuesday, September 01, 2009		37	A
				of	60

7/14 DEL PCH_SPKR (PCH to EC)

add R1158,R1159 08/21

change R376.R391 BOM structure 08/12

7/14 Pin 19/99 DEL

del R385 R378 (0 ohm) 08/10


del C1(15P) 08/10

change net name 08/17

del R375(GFX_CORE_PWRGD pull up resistance) 08/12

del R404,R412 08/12

(31) EC_DVI_DET R411 1 2 0.0402 5% EC_DVI_DET_IN
(16,31) PCH_DPB_HPD R413 1 2 0.0402 5% EC_DVI_DET_OUT



Place on RAM door

Place on MiniCard

將INVT_PWM跟EC_ACIN交換 08/11

change ME_EN for U18.75 to U18.19 08/20









change MEDIA_LED#_OUT to MEDIA_LED_OUT 08/10

del D17 08/21


Analog Board ID definition, Please see page 3.

change ACIN net name to ACIN_R 08/21

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SCHEMATIC MB A5881		Size B	Document Number
				401805	
				Date:	Tuesday, September 01, 2009
				Sheet	38 of 60




JM70	JV70
1. HDD	1. HDD
2. B/T	2. BT_LED
3. CAP LED	3. CAP_LED
4. NUM_LED	4. NUM_LED




Power Button



ON/OFF switch



HDA MDC Conn.




Power ON Circuit




del R442,C362,C361,IR1(CIR) 08/21

7/21 Change






Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Schematic MB A5881	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				401805	Rev A
				Date: Tuesday, September 01, 2009	Sheet 40 of 60


add Q104 and change R398 bom structure (@-DISO@) 08/18
 2009/6/19 add Q28,C330 fix ATI MXM S3 resume thermal IC can't read VGA temp



HD Audio Codec




Digital MIC




Need update this table

Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
SENSE B	5.1K	PORT-D (PIN 35, 36)
	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)



add 271 colay circuit 08/18




GAIN0	GAIN1	AV(inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k



Int. Speaker Conn.




**S/PDIF Out JACK
LINE Out/Headphone Out**



(Use KAKC0 PCB Footprint)


(Use KAKC0 PCB Footprint)
MIC JACK



del D35 08/12



(HDA Jack)

Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881 Size B Document Number 401805 Date: Tuesday, September 01, 2009 Sheet 42 of 60




FAN1 Conn

7/20 Del




+1.05VS to +1.1VSDGPU Transfer

add screw 08/19




add +1.05VS to +1.1VSDGPU Transfer 08/20

change BOM structure @-VGA@ 08/25



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	SCHEMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
B	401805	Tuesday, September 01, 2009		43 of 60	A

+5VALW TO +5VS




For EMI Require 1/21
Put near Right side of DIMM

+3VALW TO +3V(PCH AUX Power)


+3VALW to +3VMXM Transfer
+5VALW to +5VMXM Transfer

7/14 Change

+1.5V to +1.5VSDGPU Transfer




+3VALW TO +3VS




+1.5V to +1.5VS


U26 change to SI4856(Vgs=20) 08/18



+1.8VS to +1.8VSDGPU Transfer



For Calpella CPU S3 DRAM Power
(1.5V_CPU VDDQ)







S3

NONS3




del U74 C299,C930,R948,R949,Q90,Q91
(+1.5V to +1.5V_1 circuit) 08/17

Security Classification		Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	SCHEMATIC MB A5881	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size B	Document Number	Date:	Tuesday, September 01, 2009	Sheet	44 of 60
	401805				
					Rev A

DC231000500




Vin Detector			
	Min.	Typ	Max.
H-->L	17.208V	17.212V	17.217V
L-->H	17.879V	17.894V	17.909V




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881		
Size	Document Number	401805		Rev	A	
Date:	Tuesday, September 01, 2009	Sheet	45	of	60	

PH1 under CPU botten side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C




PH2 near main Battery CONN :
 BAT. thermal protection at 92 degree C
 Recovery at 56 degree C




SUYIN_200275MR007G12MZR_7P

VMB



Footprint
 SUYIN_200275MR007G12MZR_7P




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	401805		Rev	A
Date:	Tuesday, September 01, 2009	Sheet	46	of	60

Iada=0~4.74A (90W/19V=4.736A)
 Iada=0~3.42A (90W/19V=3.421A)

ADP_I = 19.9*Iadapter*Rsense

CP = 85%*Iada ; CP = 4.07A
 CP = 85%*Iada ; CP = 2.91A





CP mode
 $I_{input} = (1/0.02)(0.05 * V_{aclm} / 2.39 + 0.05)$
 where $V_{aclm} = 1.502V$, $I_{input} = 4.07A$

CC=0.6~4.48A
 $I_{REF} = 0.7224 * I_{charge}$
 $I_{REF} = 0.43V \sim 3.24V$

LI-3S : 13.5V --- BATT-OVP=1.5012V
 $BATT-OVP = 0.1112 * V_{MB}$
 Per cell=3.5V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V





DCR=37m ohm(typ)
40m ohm(max)


+3.3VALWP Ipeak=7A ; Imax=4.9A
Choke DCRmax=40m ohm, DCRtyp=37m ohm
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=10.134A ~ 11.967A
Delta I=1.934A (Freq=300KHz)

+5VALWP Ipeak=7A ; Imax=4.9A
Choke DCRmax=40m ohm, DCRtyp=37m ohm
Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=10.147A ~ 11.980A
Delta I=1.96A (Freq=400KHz)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881	
Size	Document Number	401805		Rev	A
Date:	Tuesday, September 01, 2009	Sheet	48	of	60

(38,44) SYSON

Layout Note:
Place near V5FILT Pin




VFB=0.75V
 $V_o = VFB * (1 + PR298 / PR299) = 1.52V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 100mV) / Vin + 50ns = 3.8E-7$
 $Freq = 282KHz (min) , 300KHz (typ)$

Cesr=15m ohm
 $I_{peak} = 15.58A$ $I_{max} = 10.906A$
 $\Delta I = ((19-1.5) * (1.5/19)) / (L * Freq) = 4.61A$
 $V_{trip} = R_{trip} * 10uA = 0.11V$
 $I_{ocp-min} = V_{trip} / (R_{ds(on)(max)} * 1.2) + \Delta I / 2 = 18.674A$
 $I_{ocp-max} = V_{trip} / (R_{ds(on)(typ)} * 1.2) + \Delta I / 2 = 22.675A$
 $I_{ocp} = 18.674 - 22.675A$

Rds=4.5mQ (Typ)
5.6mQ (Max)

VS_ON

Layout Note:
Place near V5FILT Pin




VFB=0.75V
 $V_o = VFB * (1 + PR308 / PR309) = 1.05V$
 $Ton = 19E-12 * Ron * ((2/3) * V_o + 100mV) / Vin + 50ns = 2.74E-07$
 $Freq = 282KHz , 300KHz (typ)$

Cesr=15m ohm
 $I_{peak} = 10.9A$ $I_{max} = 7.63A$
 $\Delta I = ((19-1.05) * (1.05/19)) / (L * Freq) = 1.837A$
 $V_{trip} = R_{trip} * 10uA = 0.0732V$
 $I_{ocp-min} = V_{trip} / (R_{ds(on)(max)} * 1.2) + \Delta I / 2 = 11.81A$
 $I_{ocp-max} = V_{trip} / (R_{ds(on)(typ)} * 1.2) + \Delta I / 2 = 14.47A$
 $I_{ocp} = 11.81 - 14.47A$

Rds=4.5mQ (Typ)
5.6mQ (Max)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	SCHEMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401805		Rev	A
Date:	Tuesday, September 01, 2009	Sheet	49	of	60



Security Classification	Compal Secret Data	
Issued Date	2008/08/10	Deciphered Date
		2009/08/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title		
SCHEMATIC MB A5881		
Size	Document Number	Rev
Custom	401805	A
Date:	Tuesday, September 01, 2009	Sheet 50 of 60

Layout Note:
Place near high-side MOS Drain and low-side MOS Source



DCR = 2.7mΩ (Typ)
3.0mΩ (Max)

R_{ds} = 4.0mΩ


Layout Note:
Close IC

Material Note:
330uF/6 mΩ, number
are 3, Power 1, HW 2

+1.1VS_VTT
I_{peak} = 25.41A
I_{max} = 17.79A
Delta I / 2 = 2.176A , Freq = 230K Hz
I_{ocp}(min) = I_{peak} + Delta I / 2 = 27.586A
R_{sen} = I_{ocp}(min) * 1.2 * R_{ds}(on) (max) / I_{SEN}(min) = 2.787K ohm
I_{SEN}(min) = 19uA , R_{ds}(on) = 3.2m ohm(max) , 2.3m ohm(typ)
I_{ocp}(max) = I_{SEN}(min) * R_{sen} / (1.2 * R_{ds}(on) (typ)) = 38.372A
I_{ocp} = 27.586 - 38.272A

Voltage Select	
VID	Vout
High	1.06 V
Low	1.1 V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title SCHEMATIC MB A5881
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number Custom 401805 Rev A
Date:	Tuesday, September 01, 2009	Sheet	51	of 60




Intel Atom processor (Intel Atom Processor) I_{max}=15A
 OCP calculation : Assume DCR=1.1m ohm
 G1=Rn/(Rn+Rsum)=0.617
 where Rn=PR277 // (PR274+PH3)=5.875k ohm
 Rsum=PR269=3.65k ohm
 LL=2*Rdroop*G1*DCR/Ri= 6.96m V/A
 where Rdroop=PR271=8.66k ohm, Ri=PR283=1.69k ohm
 I_{ocp}=OCP Threshold*Rdroop/LL=24.89A

Layout Note:
Place near Choke

Material Note:
330uF/6 mΩ, number are 3, PW
1, HW 1, 1 of HW is backup


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/14	Deciphered Date	2010/05/14	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SHEMATIC MB A5881
Size	Document Number	Date	Sheet	Rev
C	401805	Tuesday, September 01, 2009	52	A
			of	60



Compal Electronics, Inc.
SCHEMATIC MB A5881
 Title
 Size: Custom Document Number
 Date: Tuesday, September 01, 2009 Sheet 53 of 60 Rev A

Security Classification
 Issued Date: 2007/12/18
 Deciphered Date: 2008/12/18
 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.



Intel Auburndale CPU(Integrate Graphics) , Ipeak = 48A
 OCP calculation : Assume DCR=1.1m ohm
 $G1=Rn/(Rn+Rsum/2)=0.763$
 where $Rn=PR258 // (PR251+PH6)=5.875k\ ohm$
 $Rsum=PR221, PR253 =3.65k\ ohm$
 $LL = 2*Rdroop*G1*(DCR/2)/Ri = 1.81mV/A$
 where $Rdroop=PR239=2.61k\ ohm$, $Ri=PR256=1.21k\ ohm$
 $Iocp= OCP\ Threshold*Rdroop/LL=40E-06*2.61E03/1.81E-03=57.68A$



Layout Note:
PH3 place near Phasel L-MOS

Layout Note:
Place near Phasel Choke

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHMATIC MB A5881
Size	Document Number	Rev		
C	401805	A		
Date:	Tuesday, September 01, 2009	Sheet	54	of 60




ACIN

Precharge detector			
	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector			
	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A5881	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401805	A
				Date:	Tuesday, September 01, 2009	Sheet 55 of 60



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/5/14	Deciphered Date	2010/05/14	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881		
Size	Document Number	401805		Rev		A
Date:	Tuesday, September 01, 2009	Sheet	56	of 60		


A --> B Change List

Reference to KBLA0 LA4811 Change List Excel File

CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Cust	401805
				Date:	Tuesday, September 01, 2009
				Sheet	57 of 60
				Rev	A


Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	add all sunbber R	EMI solution	0.1	52		09/08/27	DVT
2	add all sunbber C	EMI solution	0.1	52		09/08/27	DVT
3	remove VGA enable R	HW request	0.1	53	delete PR217 2.05K_0402_1%	09/08/27	DVT
4	VDDCI EN sequency regulate	HW request	0.1	53	PR335:32k P/N:SD034330280	09/08/27	DVT
5	VGA EN sequency regulate	HW request	0.1	53	PR353 : 35k P/N:SD00000UD80 PC234 : @==> add	09/08/27	DVT
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	401805
				Date:	Tuesday, September 01, 2009
				Sheet	58 of 60
				Rev	A

COMPAL CONFIDENTIAL

MODEL NAME: *KBLA0 Power Sequence Block Diagram*
 PCB NAME: *LA4811P*
 REVISION:
 DATE: *2008/12/04*



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2009/08/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A5881
Size	Document Number	Rev	A	
Customer	401805	Date:	Tuesday, September 01, 2009	Sheet 59 of 60