


PF1 Power On Sequence

BOM naming rule



Items	Function	BT0	Name	Description
1	UMA	v	IV@	Internal VGA stuff
2	Discrete VGA	v	EV@	External VGA stuff
3	Subwoofer	v	WF@	Only for PF2P
4	IEEE 1394	v	EV@	External VGA model stuff
5	DVI-I	v	EV@	External VGA model stuff
6	D-SUB(CRT)	v	IV@	Internal VGA model stuff
7	HDMI	v	EV@	External VGA model stuff
8	CIR	v	CIR@	For PF1P and PF2P(M86)
9	TV		TV@	For PF1P and PF2P(M86)
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				



*Note: EC will sampling SUSB# & SUSC# every 5ms.

AMD SB700 SMBUS Table

	CLK GEN	RAM	Mini Card (TV)	Mini-card(WL)	New Card	HDMI
SB700 SDATA0/SCLK0(VCC3)	V	V	V	V	V	
SB700 SDATA1/SCLK1(3V_S5)						V
SB700 SDATA2/SCLK2(3V_S5)						
Power	VCC3	VCC3	VCC3	VCC3(Atheros)	VCC3	RVCC3
Reserve MOS ckt	V	V	V	V	V	V

EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM	VGA thermal Sensor	Touch Sensor	HDMI CEC
EC775 SDATA1/SCLK1(3VPCU)	V					
EC775 SDATA2/SCLK2(3VPCU)		V	V			
EC775 SDATA3/SCLK3(3VPCU)				V	V	V
EC775 SDATA4/SCLK4(3VPCU)						
Power	3VPCU	VCC3	3VPCU	VCC3	3VPCU	5VPCU
Reserve MOS ckt	X	V	X	V	X	V




ICS9LPRS480 P/N : ALPRS480000
 SLG8SP628 P/N : AL8SP628000
 RTM880N-796 P/N : AL000880000

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

Place within 0.5" of CLKGEN


10/25 modify it




B: (10/25) Add WLAN & LAN CLKREQ circuit (B01 request)

(7,8,14,24) PCLK_SMB
(7,8,14,24) PDAT_SMB

New Card CLKREQ# (24) NEW_CLKREQ#



CLK_VDD
 R202 8.2K 4
 R213 8.2K 4
 NEW_CLKREQ#
 CLK_PD#



C316 30P
 CG_XIN
 Y3 14.318MHZ/20P
 CG_XOUT
 C315 30P

QFN64

SLG8SP628

10/17 Add 10p for EM1 issue (Suggestion by Selig)

	RX780	RS780
Ra	82.0R	158R
Rb	130R	90.9R

RES CHIP 130 1/16W +1%(0402) L-F -->CS11302FB15
 RES CHIP 158 1/16W +1%(0402) -->CS11582FB00
 RES CHIP 90.9 1/16W +1%(0402) -->CS09092FB15
 RES CHIP 82.5 1/16W +1%(0402) -->CS08252FB11


RS780/RX781 for VGA

11/4 check RX781

RX781 only

NB CLOCK INPUT TABLE

NB CLOCKS	RX781	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFCLK_REFCLKP	100M DIFF	100M DIFF (IN/OUT)*
GPP_REFCLK	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF



2/5 8 modify


SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
SEL_27	1	27MHz and 27M SS outputs
	0*	100 MHz SRC clock

* default




PROJECT : PF1
 Quanta Computer Inc.


Size	Document Number	Rev
	CLOCK GENERATOR_SLG8SP628	1A
Date:	Wednesday, June 11, 2008	Sheet 3 of 40






100



1.8VSUS











PROCESSOR POWER AND GROUND











signals	RS780	RX781
HT_TXCALP	R351 300 ohm 1%	R351 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R352 300 ohm 1%	R352 1.21k ohm 1%
HT_RXCALN		

RES CHIP 300 1/16W +-1%(0402)
P/N : CS13002FB00


U16D		PAR 4 OF 6	
AB12	MEM_A0(NC)	MEM_DQ0/DV0_VSYNC(NC)	
AE16	MEM_A1(NC)	MEM_DQ1/DV0_HSYNC(NC)	
V11	MEM_A2(NC)	MEM_DQ2/DV0_DE(NC)	
AE15	MEM_A3(NC)	MEM_DQ3/DV0_DS(NC)	
AA12	MEM_A4(NC)	MEM_DQ4(NC)	
AB16	MEM_A5(NC)	MEM_DQ5/DV0_D1(NC)	
AB14	MEM_A6(NC)	MEM_DQ6/DV0_D2(NC)	
AD13	MEM_A7(NC)	MEM_DQ7/DV0_D4(NC)	
AD15	MEM_A8(NC)	MEM_DQ8/DV0_D3(NC)	
AC16	MEM_A9(NC)	MEM_DQ9/DV0_DS(NC)	
AE13	MEM_A10(NC)	MEM_DQ10/DV0_D6(NC)	
AE13	MEM_A11(NC)	MEM_DQ11/DV0_D7(NC)	
AC14	MEM_A12(NC)	MEM_DQ12(NC)	
Y14	MEM_A13(NC)	MEM_DQ13/DV0_D9(NC)	
		MEM_DQ14/DV0_D10(NC)	
AD16	MEM_BA0(NC)	MEM_DQ15/DV0_D11(NC)	
AE17	MEM_BA1(NC)		
AD17	MEM_BA2(NC)	MEM_DQSP/DV0_IDCKP(NC)	
		MEM_DQSN/DV0_IDCKN(NC)	
W12	MEM_RAS(NC)	MEM_DSQ1(NC)	
Y12	MEM_CAS(NC)	MEM_DSQ1(NC)	
AD18	MEM_WEB(NC)		
AB13	MEM_CS(NC)		
AB18	MEM_CKE(NC)	MEM_DM0(NC)	
V14	MEM_ODT(NC)	MEM_DM1/DV0_D8(NC)	
V15	MEM_CKP(NC)	IOPLLVDD18(NC)	
W14	MEM_CKN(NC)	IOPLVDD(NC)	
AE12	MEM_COMP(NC)	IOPLLVSS(NC)	
AD12	MEM_COMP(NC)	MEM_VREF(NC)	





Close to North Bridge

Close to North Bridge



TO WLAN

TO MINI CARD

TO PCIE - LAN

TO EXPRESS CARD

TO CARD READER

RX780/RS740/RS780 difference table (PCIE LINK)

	RS740	RX780/RS780
NB_PCIECALRP	562R (GND)	1.27K (GND)
GPP4	NC	GPP4
GPP5	NC	GPP5

RS780 Display Port Support (muxed on GFX)



DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1



PROJECT : PF1
Quanta Computer Inc.


Size	Document Number	Rev
	RS740/RS780-PCIE I/F 2/5	1A
Date:	Wednesday, June 11, 2008	Sheet 10 of 40

RX780: Powered from the 1.8-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.
RS780: Powered from the 3.3-V rail and driven by SB600 LDT_RST#, or SB700 LDT_RST# or A_RST#.



11/30 add 2K pull up to D0CDAT /D0CCLK to VCC3 for RX780

11/4 no stuff for RS780M/MC/RX781




selects Loading of straps from EPROM
 1 : use default vaule , default
 0 : I2C Master can load strap values from EEPROM
 if connected, or use default values if not connected
 RX780 --RS780_AUX_CAL
 RS780 -- SUS_ATAT




Enables Debug Bus access through memory T/O pads and GPIO.
 0 : Enable RS780 , Default
 1 : Disable RS780 (RS780 use VSYNC#)



Indicates if memory Side port is available or not
 0 : available RS780 , Default
 1 : Not available RS780 (RS780 use VSYNC#)







For extrnal EEPROM Debug only



Enables Debug Bus access through memory T/O pads and GPIO.
 1 : Enable RX780 , Default
 0 : Disable RX780



Reserved only






PROJECT : PF1
Quanta Computer Inc.

Size Document Number
RS740/RS780-SYSTEM I/F 3/5
 Date Wednesday, June 11, 2008 Sheet 11 of 40

RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD0	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD0	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD018	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD018	NC	+1.8V	VDDL33	NC	NC




VDD_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform

VDD33 - 3.3V I/O
Not applicable to RX780




PROJECT : PF1
Quanta Computer Inc.



RVCC3 **NC only ,Can't be install**




RVCC3



RVCC3 **SCL1/SDATA1 is 3V/5S tolerance**
AMD datasheet define it



RVCC3 **SCL2/SDATA2 is 3V/5S tolerance**
AMD datasheet define it




VCC3



RVCC3



To Azalia



ACZ_SDOOUT R183 33 4 ACZ_SDOOUT_AUDIO (21)

ACZ_SYNC R187 33 4 ACZ_SYNC_AUDIO (21)

ACZ_BCLK R402 33 4 BIT_CLK_AUDIO (21)


ACZ_RST# R181 33 4 ACZ_RST#_AUDIO (21)

ACZ_SDIN0_R R175 0 4 ACZ_SDIN0 (21)

RVCC3



VCC3



(28) BIOS_WP#

(21) PCBEAP (3.7,8,24) PCLK_SMB (3.7,8,24) PDAT_SMB

(26) PDMA66

(25) D3E_SCI#

(4,8) CPU_MEMHOT# (6,29) THERM_ALERT# (24) NEW_DET#

(17) ACZ_RST#

(26) HDD_AUX_RST#

(17) ACZ_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

(26) HDD_AUX_RST#

SB700 Part 4 of 5

USBCLK/14M_25M_48M_OSC

USB_RCOMP

USB_FSD13P

USB_FSD13N

USB_FSD12P

USB_FSD12N

USB_HSD11P

USB_HSD11N

USB_HSD10P

USB_HSD10N

USB_HSD9P

USB_HSD9N

USB_HSD8P

USB_HSD8N

USB_HSD7P

USB_HSD7N

USB_HSD6P

USB_HSD6N

USB_HSD5P

USB_HSD5N

USB_HSD4P

USB_HSD4N

USB_HSD3P

USB_HSD3N

USB_HSD2P

USB_HSD2N

USB_HSD1P

USB_HSD1N

USB_HSD0P

USB_HSD0N

IMC_GPIO8

IMC_GPIO9

IMC_GPIO10

IMC_GPIO11

IMC_GPIO12

IMC_GPIO13

IMC_GPIO14

IMC_GPIO15

IMC_GPIO16

IMC_GPIO17

IMC_GPIO18

IMC_GPIO19

IMC_GPIO20

IMC_GPIO21

IMC_GPIO22

IMC_GPIO23

IMC_GPIO24

IMC_GPIO25

IMC_GPIO26

IMC_GPIO27

IMC_GPIO28

IMC_GPIO29

IMC_GPIO30

IMC_GPIO31

IMC_GPIO32

IMC_GPIO33

IMC_GPIO34

IMC_GPIO35

IMC_GPIO36

IMC_GPIO37

IMC_GPIO38

IMC_GPIO39

IMC_GPIO40

IMC_GPIO41

IMC_GPIO42

IMC_GPIO43

IMC_GPIO44

IMC_GPIO45

IMC_GPIO46

IMC_GPIO47

IMC_GPIO48

IMC_GPIO49

IMC_GPIO50

IMC_GPIO51

IMC_GPIO52

IMC_GPIO53

IMC_GPIO54

IMC_GPIO55

IMC_GPIO56

IMC_GPIO57

IMC_GPIO58

IMC_GPIO59

IMC_GPIO60

IMC_GPIO61

IMC_GPIO62

IMC_GPIO63

IMC_GPIO64

IMC_GPIO65

IMC_GPIO66

IMC_GPIO67

IMC_GPIO68

IMC_GPIO69

IMC_GPIO70

IMC_GPIO71

IMC_GPIO72

IMC_GPIO73

IMC_GPIO74

IMC_GPIO75

IMC_GPIO76

IMC_GPIO77

IMC_GPIO78

IMC_GPIO79

IMC_GPIO80

IMC_GPIO81

IMC_GPIO82

IMC_GPIO83

IMC_GPIO84

IMC_GPIO85

IMC_GPIO86

IMC_GPIO87

IMC_GPIO88

IMC_GPIO89

IMC_GPIO90

IMC_GPIO91

IMC_GPIO92

IMC_GPIO93

IMC_GPIO94

IMC_GPIO95

IMC_GPIO96

IMC_GPIO97

IMC_GPIO98

IMC_GPIO99

IMC_GPIO100

IMC_GPIO101

IMC_GPIO102

IMC_GPIO103

IMC_GPIO104

IMC_GPIO105

IMC_GPIO106

IMC_GPIO107

IMC_GPIO108

IMC_GPIO109

IMC_GPIO110

IMC_GPIO111

IMC_GPIO112

IMC_GPIO113

IMC_GPIO114

IMC_GPIO115

IMC_GPIO116

IMC_GPIO117

IMC_GPIO118

IMC_GPIO119

IMC_GPIO120

IMC_GPIO121

IMC_GPIO122

IMC_GPIO123

IMC_GPIO124

IMC_GPIO125

IMC_GPIO126

IMC_GPIO127

IMC_GPIO128

IMC_GPIO129

IMC_GPIO130

IMC_GPIO131

IMC_GPIO132

IMC_GPIO133

IMC_GPIO134

IMC_GPIO135

IMC_GPIO136

IMC_GPIO137

IMC_GPIO138

IMC_GPIO139

IMC_GPIO140

IMC_GPIO141

IMC_GPIO142

IMC_GPIO143

IMC_GPIO144

IMC_GPIO145

IMC_GPIO146

IMC_GPIO147

IMC_GPIO148

IMC_GPIO149

IMC_GPIO150

IMC_GPIO151

IMC_GPIO152

IMC_GPIO153

IMC_GPIO154

IMC_GPIO155

IMC_GPIO156

IMC_GPIO157

IMC_GPIO158

IMC_GPIO159

IMC_GPIO160

IMC_GPIO161

IMC_GPIO162

IMC_GPIO163

IMC_GPIO164

IMC_GPIO165

IMC_GPIO166

IMC_GPIO167

IMC_GPIO168

IMC_GPIO169

IMC_GPIO170

IMC_GPIO171

IMC_GPIO172

IMC_GPIO173

IMC_GPIO174

IMC_GPIO175

IMC_GPIO176

IMC_GPIO177

IMC_GPIO178

IMC_GPIO179

IMC_GPIO180

IMC_GPIO181

IMC_GPIO182

IMC_GPIO183

IMC_GPIO184

IMC_GPIO185

IMC_GPIO186

IMC_GPIO187

IMC_GPIO188

IMC_GPIO189

IMC_GPIO190

IMC_GPIO191

IMC_GPIO192

IMC_GPIO193

IMC_GPIO194

IMC_GPIO195

IMC_GPIO196

IMC_GPIO197

IMC_GPIO198

IMC_GPIO199

IMC_GPIO200

IMC_GPIO201

IMC_GPIO202


IMC_GPIO203

IMC_GPIO204






IMC_GPIO205

</

SATA PORT 0,1,2,3
can support AHCI
mode



SATA PORT 4,5 are only support IDE mode




10/18 AMD suggest to connect to GND

11/23 Board ID define MXM

MB ID Selection Table

Board ID	ID4	ID3	ID2	ID1	ID0
15" UMA	x	x	0	0	0
15" M82	x	x	0	0	1
15" M86	x	x	0	1	1
17" UMA	x	x	1	0	0
17" M82	x	x	1	0	1
17" M86	x	x	1	1	1









OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

It must ready
before RSMRST#



REQUIRED STRAPS




GPIO16

GPIO17

TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC


DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Ck Gen
(Need SB PLL initialize firstly)








U11 R230 R229 R245 R234
RX780 V V V X X
RS780M

ALL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5





PROJECT : PF1
Quanta Computer Inc.


Size	Document Number	Rev
	SB700-STRAPS	1A
Date:	Wednesday, June 11, 2008	Sheet 17 of 40



DVM







DVI-I






18

CRT PORT





HALL SENSOR




11/01 add stitch cap for LVDS

Close to CN4,EMI



A:(8/28) Remove switch IC, Modify ckt to original ckt






A:(8/28) change from 2.2K to 4.7K

Follow AND check list

A:(9/5) change from 4.7K to 39K

Follow AND PA documents


CAMERA MODULE



(28) ADJ



Co-Layout



	PROJECT : PF1 Quanta Computer Inc.	
	Size Document Number MXM CONNECTOR / TV	Rev 2A
Date: Wednesday, June 11, 2008	Sheet 20 of 40	



		PROJECT : PF1 Quanta Computer Inc.	
Size	Document Number	Rev	
	ALC272/AMP	2A	
Date:	Wednesday, June 11, 2008	Sheet	21 of 40

Subwoofer

Mixer & 1st order low pass filter(338Hz)

2nd order low pass filter(338Hz)

LM358 Power

Cutoff:770Hz

Cutoff:8.8Hz

5V 2A


HP

SYSTEM MIC

Normal Open Jack



HEADPHONE

Normal Open Jack




LAN_REALTEK_RTL8102E

For RTL8102EL, use this block.



Change L51 to 0 ohm
in RTL8102EL
application.

Note 1: The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L1 must be within 0.5cm. Refer to Layout guide for more detail.




* C469 and C192 are for U2 EVDD12 pin 19.




Remove R1 & R2 in RTL8102EL application.

Remove R357 and R102 in RTL8102EL application.



Fix PXE issue (ADD for B+)



LAN POWER CONTROL




DB0VC1LAN07 (NS681686)




PROJECT : PF1
Quanta Computer Inc.

Size	Document Number LAN_REALTEK_RTL8102EL	Rev 2A
Date:	Wednesday, June 11, 2008	Sheet 23 of 40

MINI-Card I (WLAN)



MINI-Card II (TV)




- A: (9/7) per TI FAE suggestion:
- (1) Please keep all Input and Output capacitor value > 4.8uF (0.1uF + 4.7uF)
 - (2) Please put these caps closed to IC
 - (3) R4101 (pin 19, 0C#) value should change to 2k ohm.

NEW CARD'S POWER SWITCH


CPPE# : (Internal Pull Up , active low when card support PCIE)
 CPUSB# : (Internal Pull Up , active low when card support USB)
 SHDN# : (Internal Pull Up)

New Card's Power Switch

QCI PN	Vendor
AL000577001	GMT
AL027C10003	OMC
AL005538001	RICoh
AL002231000	TI



New card




Header Ejector 130801-1 131851-V DFHD26MR074 FBBL5001010


PROJECT : PF1
 Quanta Computer Inc.

Size Document Number MINI CARD/NEW CARD
 Date: Wednesday, June 11, 2008 Sheet 24 of 40


CARD READER




CARDREADER POWER




4 IN 1 CONN




1394




E-SATA CNN



BLUETOOTH MODULE CONNECTOR




To TP board




ON MB USB




ANT. CONNECTOR



To SW board






To USB board



M/B

USB/B





☐ RAT ☐ CAPS ☐ NIM ☐ Bluetooth

BenQ Confidential
Sunny.Mei
2008/10/20



2008/10/20

2008/10

(28) BT_LED#

R298 0.6

ODD/HDD LED

Q28 MMBS13906

LED4

R306 330 6


VCC3

(15) SATA_LED#

LED17-VGC-TR8 LED1TW-C191D55

R310 10K 4

VCC3



(28) CAPSLED#

LED2

1 2

LED17-21VGC-TR8
LED1TW-C191DS5

R308 330 6


VCC5



(28) NUMLED#
LED1: LED17-21VGC-TR8
LED1TW-C191DS5




BanQ Confidential
Sunny Mei
2008/10/20







FANPWR = 1.6*VSET
G995/Pin1- internal pull high (+5V)







7,28) NBSWON# NBSWON# JP1 SHORT PAD









CON9
AFN240-A2G1T-24P-L
AFN240-A2G1T-24P-L-kwG


Bot contact






Mini_PCIE








BenQ Confidential
Sunny.Mei
2008/10/20







PROJECT : PF1
Quanta Computer Inc.

Size	Document Number	Rev
	DDR 1.8V(TPS51116)	1A
Date:	Wednesday, June 11, 2008	Sheet 35 of 40



BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20





BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20




BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20




BenQ Confidential
Sunny Mei
2008/10/20


BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20

BenQ Confidential
Sunny Mei
2008/10/20




The schematic shows the power supply circuitry for the TMS320C6701. It includes a 15VDCU input connected through a 1M Ω resistor (PR198) to the VIN pin of a MOSFET driver IC (PQ57, DTC144EU). The MOSFET's gate is driven by the VIN pin. The drain of the MOSFET is connected to the VCC1 pin of the TMS320C6701 (pin 3, 4, 12, 13, 15, 16, 30, 34) and also to a 1M Ω resistor (PR223) leading to ground. The source of the MOSFET is connected to the VRON pin of the TMS320C6701 (pins 28, 33, 34) and also to a 1M Ω resistor (PR196) leading to the 15VDCU input. A diode (PQ58, DMN601K-7) is connected between the VCC1 pin and the VRON pin, with its cathode towards VCC1. A capacitor (PC161, *2.2n50V_4) is connected between the VRON pin and ground.




TEMP_MBAT voltage :		
	System Off	System On
Battery	0V	1.6V
Adapter	3.3V	3.3V
Battery+Adapter	1.6V	1.6V

Powr Block Diagram



Below table need be modify (waiting other schematic ready)

POWER	Distribution
VCC_CORE	CPU
5VPCU	Battery LED , Power LED , CIR , RTC
3VPCU	HALL SENSOR , Battery LED , RF LED , kill SW , Jumper LED , KB , Power Board , EC , ID , SPI Flash , CIR
NB_CORE	RS780MC/RX781/RS780MN
VCC5	CAMERA , Card Reader LED , ODD/HDD LED , T/P , T/sensor , CRT , HDMI , SB700 , CPU FAN , MXM , Headphone , EC , INT SPK AMP
VCC3	HALL SENSOR , LCD PANEL , LVDS , WLAN , HD Decoder , NEW CARD , KB , KB LED , XD LED , Blue tooth , Touch sensor , Card Reader (OZ129) , ODD/HDD , HDMI , CRT , DVI , REQUIRED STRAPS , DEBUG STRAPS , SB700 , RS780MC , DDR , CPU Thermal monitor , CPU FAN , CLK , MXM , Headphone , EC , LAN , Audio Codec
RVCC3	WLAN , NEW CARD , SB700 , MXM , LAN
3VSUS	SB700
VCC2.5	CPU
RVCC1.2	SB700
1.8VSUS	SB700 , DDR , CPU , HDT
VCC1.8	SB700 , LCD , LVDS , RS780MC
VCC1.2	SB700 , RS780MC , CPU , WLAN , TV , NEW CARD
SMDDR_VTERM	DDR , CPU
SMDDR_VREF	DDR
5VSUS	USB





PROJECT : PF1
Quanta Computer Inc.

Size	Document Number	Rev
	Clock distribution diagram	2A
Date:	Wednesday, June 11, 2008	Sheet 39 of 40

Reset&Power Good Diagram

