


Compal Confidential

Model Name : Q1VZC
File Name :LA-8943P
BOM P/N:43



Compal Confidential

CHROME M/B Schematics Document

Intel Sandy Bridge ULV Processor + Panther Point PCH


2012-08-10

REV : 1 . 0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Document Number	Rev
				CHROME M/B LA-8943P Schematic	0.1
				Date: Friday, August 10, 2012	Sheet 1 of 45

Compal Confidential

Model Name : Q1VZC
File Name :LA-8943P



- RTC CKT. page 13
- Power On/Off CKT. page 36
- DC/DC Interface CKT. page 33
- Power Circuit DC/DC page 34~43

- LS-8941P LED/B page 30
- LS-8942P IO/B page 28
- LS-8943P HDD/B page 24

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				CHROME M/B LA-8943P Schematic	
				Date: Friday, August 10, 2012	Sheet 2 of 45
					Rev 0.1

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON
+VCCSUS3_3	+3VALW to +VCCSUS3_3 power rail for PCH (Short Jump)	ON	ON	OFF
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON
+5VREF_SUS	+5VALW to +5VREF_SUS power rail for PCH (Short resister)	ON	ON	OFF
+5VS	+5VALW to +5VS switched power rail	ON	ON	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

PCH SM Bus address

Device	Address
ChannelA	DIMM0 A0 1010 000X JDIMM1(STD)
ChannelB	DIMM0 B0 1010 010X JDIMM2(REV)

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table



Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Option Table	
BTO Item	BOM Structure
Celeron 867	C867@
Celeron 877	C877@
Unpop	@
eDP Panel	EDP@
LVDS Panel	LVDS@
Connector	CONN@
USB3 Only	USB3@
Deep S3	DS3@
Normal S3	S3@
Intel i5/i7 CPU only	I57@
Celeron/Pentium/i3 CPU only	CP3@


USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	
		1	USB 2.0(Options for USB3.0)
		2	USB port(Left 2.0)
	UHCI1	3	USB Port(Left 2.0)
		4	
		5	
EHCI2	UHCI2	6	
		7	
		8	Mini Card(WLAN)
	UHCI3	9	
		10	Camera
		11	
	UHCI4	12	
		13	


USB 3.0	Port	
XHCI	1	
	2	USB Port(Right 3.0)
	3	
	4	




Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Compal Electronics, Inc. PROCESSOR(3/7) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number CHROME M/B LA-8943P Schematic	Rev 0.1
				Date: Friday, August 10, 2012	Sheet 6 of 45




CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed



eDP enable	
CFG4	★ 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) 1x16 PCI Express ★ 10: 2x8 PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express



PEG DEFER TRAINING	
CFG7	Tacoma_Fall2 1.0 P.12 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

INTEL Recommend VCC
4*470uF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at P.51

ULV type
DC 33A

UCPU1F

POWER

8.5A

+1.05VS_VTT

For DDR

INTEL Recommend VCCIO
2*330uF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at P.51

For PEG

VCCIO_SEL after Ivy bridge ES2 Voltage support


BC22	*	1/NC : (Default) +1.05VS_VTT
		0: +1.0VS_VTT


Place the PU
resistors close to CPU

Place the PU
resistors close to VR

Should change to connect form
power circuit & layout differential
with VCCIO_SENSE.

Check list 1.5







Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/03/21		Deciphered Date		2013/03/21		Title			
								PROCESSOR(7/7) VSS			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Customer			
								Document Number		Rev	
								CHROME M/B LA-8943P Schematic		0.1	
Date:		Friday, August 10, 2012		Sheet		10		of 45			






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII DIMMA		
				Size	Document Number	Rev
				CHROME M/B LA-8943P Schematic		
				Date:	Friday, August 10, 2012	Sheet 11 of 45




Layout Note:

Place near JDIMM2



SGA20331E10
330U 2V H1.9
9mohm POLY



Layout Note:

Place near JDIMM2.203,204

All VREF traces should
have 10 mil trace width

<6> DDRB_CKE0_DIMMB

<6> DDR_B_BS2

<6> SB_CLK_DDR0

<6> SB_CLK_DDR#0

<6> DDR_B_BS0

<6> DDR_B_WE#

<6> DDR_B_CAS#

<6> DDRB_CS1_DIMMB#

<6> DDRB_CKE0_DIMMB

<6> DDR_B_BS2

<6> SB_CLK_DDR0

<6> SB_CLK_DDR#0

<6> DDR_B_BS0

<6> DDR_B_WE#

<6> DDR_B_CAS#

<6> DDRB_CS1_DIMMB#

<6> DDRB_CKE0_DIMMB

<6> DDR_B_BS2

<6> SB_CLK_DDR0

<6> SB_CLK_DDR#0

<6> DDR_B_BS0

<6> DDR_B_WE#

<6> DDR_B_CAS#

<6> DDRB_CS1_DIMMB#

<6> DDRB_CKE0_DIMMB

<6> DDR_B_BS2

<6> SB_CLK_DDR0

<6> SB_CLK_DDR#0

<6> DDR_B_BS0

<6> DDR_B_WE#

<6> DDR_B_CAS#

<6> DDRB_CS1_DIMMB#

<6> DDRB_CKE0_DIMMB

<6> DDR_B_BS2

<6> SB_CLK_DDR0


<6> SB_CLK_DDR#0

<6> DDR_B_BS0

<6> DDR_B_WE#

<6> DDR_B_CAS#

<6> DDRB_CS1_DIMMB#




<Address: SA1:SA0=10>


12/21 Modify


DIMM_2 Reverse H:4.0mm

Channel B

Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	CHROME M/B LA-8943P Schematic	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	CHROME M/B LA-8943P Schematic
				Date:	Friday, August 10, 2012
				Sheet	12 of 45









<29> ENBKL < ENBKL R169 2 1 0 0402 5% IGPU BKLT EN

Timing diagram showing signals for R170, R172, R174, and R175. The diagram includes a +3VS signal and four data signals: CTRL CLK, CTRL DATA, PCH LCD CLK, and PCH LCD DATA. The signals are shown as blue waveforms with red annotations indicating timing parameters: 1 LVDS@ 2, 2.2K, 0402, 5%, and Change to eDP only.

Signal	Parameter 1	Parameter 2	Parameter 3	Parameter 4	Parameter 5	Parameter 6
R170	1	LVDS@	2	2.2K	0402	5%
R172	1	LVDS@	2	2.2K	0402	5%
R174	1	LVDS@	2	2.2K	0402	5%
R175	1	LVDS@	2	2.2K	0402	5%

LVDS disable:
DATA/Clock/Control an NC
VCC TX LVDS.VCCA LVDS PD to GND

The schematic diagram illustrates the power supply section of the ADXL345 evaluation board. A +3VS input is connected to a network of resistors (R484, R485, R486, R487, R488) and capacitors. The resistors are labeled with their values (2.2K, 150, 0402) and tolerances (5%, 1%). The capacitors are labeled with their values (0402) and tolerances (5%, 1%). The output of the network is connected to the PCH CRT CLK, PCH CRT DATA, PCH CRT B, PCH CRT G, and PCH CRT R pins.








Digital Display Interface

The diagram illustrates the timing relationships between various HDMI signals. Key features include:

- SDVO_CTRLCLK** and **SDVO_CTRLDATA** signals, with **SDVO_CTRLCLK** showing a level shift page.
- SDVO_SCLK** and **SDVO_SDATA** signals, with **SDVO_SDATA** showing a level shift page.
- PCH_DPB_HPD** signal, which is a high-pulse-density signal.
- PCH_DPB_N0** through **PCH_DPB_P3** signals, which are data lines for HDMI D2, D1, D0, and CLK.
- DDPC_CTRLCLK** and **DDPC_CTRLDATA** signals.
- DDPC_AUXN** and **DDPC_AUXP** signals.
- DDPC_HPD** signal.
- DDPD_CTRLCLK** and **DDPD_CTRLDATA** signals.
- DDPD_AUXN** and **DDPD_AUXP** signals.
- DDPD_HPD** signal.
- Various data lines (0N, 0P, 1N, 1P, 2N, 2P, 3N, 3P) for HDMI D2, D1, D0, and CLK.

Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (4/9) LVDS,CRT,DP,HDMI			
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	CHROME M/B LA-8943P Schematic	
				Date:	Friday, August 10, 2012	Sheet	16 of 45
						Rev	0.1




Boot BIOS Strap			
GNT1#/ GPIO51	GPIO19 GPIO51		Boot BIOS
	Bit11	Bit10	Destination
Internal PH	0	1	Reserved
	1	0	PCI
	1	1	SPI *
	0	0	LPC













CR Check list 1.5 only use for GPIO
No use PU +3VS

CR Check list 1.5 only use for GPIO
無須PH(Internal PH),如做GPIO PU +3VS

USB3.0



PCI Interrupt Requests






USB3 (Left side)
USB2 (Left side2)
USB2 (Left side1)



HM70 not support USB2.0 for port 4-7 & 12 & 13



Mini Card (WLAN)
CMOS Camera (LVDS)



DMI,FDI Termination Voltage		*Note:457511 Rev 1.3-p.20
DF_TVS	Set to Vcc when HIGH Set to Vss when LOW	
		HR CPU NC HR&CR co-lay CPU PU




Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Document Number	CHROME M/B LA-8943P Schematic
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Friday, August 10, 2012
				Sheet	17 of 45

HDA_SYNC PH(PLL =+1.5VS)


GPIO28

On-Die PLL Voltage Regulator


This signal has a weak internal pull up
★ H : On-Die PLL voltage regulator enable
L : On-Die PLL Voltage Regulator disable



Deep S4,S5 wake event signal
RTC alarm,Power BTN,GPIO27
PCH_GPIO27 (Have internal Pull-High)
Deep S4,S5 wake event signal



SATA2GP/GPIO36 & SATA3GP/GPIO37
Sampled at Rising edge of PWROK.
Weak internal pull-down.
(weak internal pull-down is disabled
after PLTRST# de-asserts)
NOTE: This signal should NOT be
pulled high when strap is sampled



GPIO24 Unmultiplexed
NOTE: GPIO24 configuration
register bits are not cleared by
CF9h reset event.
CRB1.0 PU 10K to +3VALW

Fan Tachometer Inputs
TACH1~7 only on server
can insted to GPIO

No use PU 10K +3VS	PCH_GPIO00	T7
No use PU 10K +3VS	PCH_GPIO01	A42
No use PU 10K +3VS	PCH_GPIO06	H36
No use PU 10K +3VS	PCH_GPIO16	E38
No use PU 10K +3VALW	PCH_GPIO17	C10
No use PU +3VALW	PCH_GPIO12	C4
No use PU +3VALW	PCH_GPIO12	G2
No use PU +3VS	PCH_GPIO16	U2
No use PU +3VS	PCH_GPIO17	D40
No use PU 10K +3VS	PCH_GPIO22	T5
No use PU +3VALW	PCH_GPIO24	E8
No use PD 10K to GND	PCH_GPIO27	E16
No use PU 10K +3VALW	PCH_GPIO28	P8
No use PU 10K +3VS	PCH_GPIO34	K1
No use can NC	PCH_GPIO35	K4
Can't PU	PCH_GPIO36	V8
Can't PU	PCH_GPIO37	M5
No use PU 10K +3VS	PCH_GPIO38	N2
No use PU 10K +3VS	PCH_GPIO39	M3
No use PU 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PU 10K +3VS	PCH_GPIO49	V3
No use PU +3VALW	PCH_GPIO57	D6










9/15 Layout
request remove
Test point
They will route
by itself

A4	VSS_NCTF_1
A44	VSS_NCTF_2
A45	VSS_NCTF_3
A46	VSS_NCTF_4
A5	VSS_NCTF_5
A6	VSS_NCTF_6
B3	VSS_NCTF_7
B47	VSS_NCTF_8
BD1	VSS_NCTF_9
BD49	VSS_NCTF_10
BE1	VSS_NCTF_11
BE49	VSS_NCTF_12
BF1	VSS_NCTF_13
BF49	VSS_NCTF_14


COUGARPOINT_FCBGA989
HM77@

11/21 EDP@->POP


LVDS/eDP	GPIO71
LVDS	1
eDP	0






PECI CPU-EC
CTRL+ALT+DEL
non CPU power ok
130c shut down



Security Classification	Compal Secret Data	Title
Issued Date	2012/03/21	Deciphered Date
2013/03/21		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Document Number		Rev
CHROME M/B LA-8943P Schematic		0.1
Date:	Friday, August 10, 2012	Sheet 18 of 45












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/03/21	Deciphered Date	2013/03/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		CHROME M/B LA-8943P Schematic		0.1	
Date:		Friday, August 10, 2012		Sheet 21 of 45	


LCD POWER CIRCUIT





LCD/LED PANEL Conn.




eDP









Camera





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	LVDS&eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	CHROME M/B LA-8943P Schematic
				Date:	Friday, August 10, 2012
				Sheet	22 of 45






<16> PCH_DPB_N0	C251	2	1	0.1U_0402_16V7K	HDMI TX2-
<16> PCH_DPB_P0	C252	2	1	0.1U_0402_16V7K	HDMI TX2+
<16> PCH_DPB_N1	C253	2	1	0.1U_0402_16V7K	HDMI TX1-
<16> PCH_DPB_P1	C254	2	1	0.1U_0402_16V7K	HDMI TX1+
<16> PCH_DPB_N2	C255	2	1	0.1U_0402_16V7K	HDMI TX0-
<16> PCH_DPB_P2	C256	2	1	0.1U_0402_16V7K	HDMI TX0+
<16> PCH_DPB_N3	C257	2	1	0.1U_0402_16V7K	HDMI CLK-
<16> PCH_DPB_P3	C258	2	1	0.1U_0402_16V7K	HDMI CLK+







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	HDMI Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	Size
				Document Number	Rev
				CHROME M/B LA-8943P Schematic	0.1
				Date: Friday, August 10, 2012	Sheet 23 of 45









LAN Connector



C474,C475 and D14
ME interfere,do not pop!!



Card Reader Connector







Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2012/03/21		Deciphered Date		2013/03/21		Title		Card Reader			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev			
								Customer		CHROME M/B LA-8943P Schematic		0.1	
								Date: Friday, August 10, 2012		Sheet 26 of 45			





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec ALC271X		
				Size	Document Number	Rev. 0.
				Customer	CHROME M/B LA-8943P Schematic	
Date:		Friday, August 10, 2012		Sheet	31 of 45	

FAN1 Conn




CPU support plate




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole		
				Size	Document Number	Rev
				Custom	CHROME M/B LA-8943P Schematic	0.1
Date: Friday, August 10, 2012				Sheet 32 of 45		


+5VALW TO +5VS











+3VALW to +3VALW_PCH(PCH AUX Power)




+3VALW TO +3VS



+1.5V to +1.5VS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Custom	Document Number	CHROME M/B LA-8943P Schematic	Rev	0.1
Date:		Friday, August 10, 2012		Sheet	33 of 45




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	PWR DCIN / Pre-charge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				Custom	CHROME M/B LA-8942P Schematic	
				Date:		


@



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	CHROME M/B LA-8942P Schematic
				Custom	
				Date: Friday, August 10, 2012	



Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				CHROME M/B LA-8942P Schematic	
				Date	Rev
				Friday, August 10, 2012	0.1
				Sheet	37 of 46



FB=0.75V
To GND = 1.5V
To VDD = 1.35V

<Vo=1.5V> VFB=0.75V
 $V=0.75 \times (1+10K/10.5K)=1.52V$
Fsw=286K to 200KHz


Cout ESR=17m ohm Rdson(max)=16.5 mohm Rdson(typ)=13.5 mohm.
Ipeak=12 A, Imax=8.4A, Iocp=14.4A

Delta I = $((V_{in}-V_o) \times (V_o/V_{in})) / (L \times F_{sw})=2.195A$
 $\Rightarrow 1/2 \Delta I=1.099A$

Iocpmax = $((21.5K \times 11uA) / 0.0135) + 0.5 \Delta I= A$
Iocpmin = $((21.5K \times 9uA) / (0.0165)) + 0.5 \Delta I=15.6A$

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)
Note: S3 - sleep ; S5 - power off					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	PWR-+1.5VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	CHROME M/B LA-8942P Schematic
				Date:	Friday, August 10, 2012
				Sheet	38 of 46
				Rev	0.1




1.8VSP
Ipeak=1.24A
Vout=0.6*(1+(20K/10K))=1.8V

The 1k PD on the VCCSA VIDs are empty.
These should be stuffed to ensure that
VCCSA VID is 00 prior to VCCIO stability.

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A


VID [0]	VID[1]	VCCSA Vout (ULV only)
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	PWR +1.05VS VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number CHROME M/B LA-8942P Schematic
				Date	Friday, August 10, 2012
				Sheet	40 of 46
				Rev	0.1


Mid-Frequency Decoupling
12x22μF




Low-Frequency Decoupling 3x330 μF 9m




High-Frequency Decoupling
16x2.2μF




High-Frequency Decoupling
27x1μF




Mid-Frequency Decoupling
6x22μF




Mid-Frequency Decoupling
6x10μF 0603




Low-Frequency Decoupling 2x330 μF 9m




High-Frequency Decoupling
11x1μF



Mid-Frequency Decoupling
10x10μF



Low-Frequency Decoupling 1x330 μF 9m



Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify DCIN/Pre-change power circuit	0.1	34	Add PC301 330P_0402_50V7K, PC302 470P_0402_50V7K for EMI solution	2012/4/5	EVT
2		Modify Battery CONN/OTP power circuit	0.1	35	Add PR80 0ohm to GND for BOM control (9012 AGND)	2012/4/5	EVT
3		Modify CHARGER	0.1	36	Add PC16,PC63 330P_0402_50V7K, PC20, PC48 470P_0402_50V7K, PC113, PC114, PC115, PC117, PC121 0.1U_0402_25V6 PR26 4.7_1206_5%, PC39 680P_0402_50V7K for EMI solution	2012/4/5	EVT
4		Modify 3VALWP/5VALWP power circuit	0.1	37	Add Snubber PR48 4.7_1206_5%, PC58 680P_0402_50V7K for EMI solution	2012/4/5	EVT
5		Modify 1.5VP/0.75VSP power circuit	0.1	38	Add Snubber PR175 4.7_1206_5%, PC75 680P_0402_50V7K for EMI solution	2012/4/5	EVT
6		Modify 1.05VS power circuit	0.1	40	Delete PR105 5.1K_0402_1%; PR178 0_0402_5%, Add PR188 4.99K_0402_1%; PR186 1.2K_0402_1%, PC122 1000P_0402_50V7K; PC124 0.1U_0402_25V6 for improve load response	2012/4/5	EVT
7		Modify CPU/GFX_CORE power circuit	0.1	41	Add PC45 330P_0402_50V7K, PC21 470P_0402_50V7K for EMI solution Add PC169 0.047I_0402_25V7K, change PR187 from 523 to 348_0402_1% change PR135 from 412 to 430_0402_1%	2012/4/5	EVT
8		Modify CPU/GFX_CORE power circuit	0.1	41	change PL14 from 0.22U_PCMB104T-R22MS_35A_20% to 0.22UH MMD-10RCZ-R22M-28A (from H=3 to H=4) change PR201, PR152 from 27.4K to 61.9K_0402_1%, change PH4,PH5 470K_0402_5%(from Thinking to Panasonic) thermal issue	2012/4/5	EVT
9		Modify PROCESSOR DECOUPLING power circuit	0.1	42	Add PC74 330P_0402_50V7K, PC108 470P_0402_50V7K for EMI solution	2012/4/5	EVT
10		Modify DCIN/Pre-change power circuit	0.1	34	Sawp PC10 and PC301; Sawp PC14 and PC302	2012/4/5	EVT
11		Modify Battery CONN/OTP power circuit	0.1	35	Add PR105 0ohm to GND for BOM control (9012 H_PROCHOT#_EC) change PR61 from 21K to 21.5K and PR66 from 9.53K to 9.76K for 92 throttling and 56C recovery	2012/4/18	EVT
12		Modify Battery CONN/OTP power circuit	0.1	35	Delete PR78 and add PR61, PR63 for EC932, change PR66 from 9.53kohm to 9.76k ohm, OTP setting 92C thermal protection, 56C recovery	2012/4/26	EVT
13		Modify 3VALWP/5VALWP power circuit	0.1	37	Change PR56 from 402K to 100K for 3V/5V enable setting, Add PR53 for 3V/5V enable setting.	2012/4/26	EVT
14		Modify CPU/GFX_CORE power circuit	0.1	41	change PR187 from 348 to 324 for OCP 40A fine tune, change PC169 from 0.047U to 0.068U (RC match)	2012/4/26	EVT
15		Modify CHARGER	0.1	36	change PC22 from 0.1U_0402_25V6 to 330P_0402_50V7K	2012/5/2	EVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	PIR1 (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number CHROME M/B LA-8942P Schematic
				Date: Friday, August 10, 2012	Rev 0.1
				Sheet 43	of 46

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Modify Prochot# setting from KB9012 to G718(EVT MEMO introction)	0.2	35	change PR63 from 2.26K to 590 ohm, PR68 from 9.1 to 1.91K From 46.2W~38W to 42.8W~33.2W	2012/5/7	EVT
2		Modify Battery CONN/OTP power circuit Modify 3VALWP/5VALWP power circuit	0.2	35 37	Sawp PR81 and PR82 location leverage Mimic winsows	2012/5/17	DVT
3		Modify Battery CONN/OTP power circuit	0.2	35	Add PR111 between 3VLP and battery connect TH for EC932	2012/5/23	DVT
4		Remove PQ16 PC302 PR10 PR11	0.2	34	Remove 510N# RC, BATT+ to VS switch	2012/5/23	
5		MAINPWON double pull high.	0.2	35	Remove PR64	2012/5/23	
6		Modify 3v5v EN pin voltage (from 4.9V to 4.524V) for EN pin rating.	0.2	35	Change PR108 from 316K to 412K.	2012/5/23	
7		Modify 3v5v EN pin voltage for EN pin rating.	0.3	35	Change PR82 from 1000K to 887K.	2012/7/9	PVT
8							
9							
10							
11							
12							
13							
14							
15							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/21	Deciphered Date	2013/03/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR1 (PWR)	
				CHROME M/B LA-8942P Schematic	
Date: Friday, August 10, 2012				Sheet	44 of 46

