

Compal Confidential

ZAUSA Schematics Document

AMD "Kabini" Platform

AMD 25W APU With Jaguar Core and Integrated Yangtze FCH + ATI Sun Pro S3

LA-A331P REV: 0.1

2013-02-04

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				COVER PAGE		
				Size	Document Number	Rev
				Custom	LA-A331P	0.1
				Date	Monday, February 04, 2013	Sheet 1 of 40

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title BLOCK DIAGRAMS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-A331P	
Date: Monday, February 04, 2013		Sheet 2 of 40			

Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+RTC_APU	RTC power	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON
+3VALW	3.3V always on power rail	ON	ON	ON
+1.8VALW	1.8V always on power rail	ON	ON	ON*
+0.95VALW	0.95V always on power rail	ON	ON	ON
+1.35V	1.35V power rail for APU and DDR	ON	ON	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+0.95VS	0.95V switched power rail	ON	OFF	OFF
+0.675VS	0.675V switched power rail for DDR terminator	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	PX	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	PX	OFF	OFF
+3VS_VGA	3.3V switched power rail for VGA	PX	OFF	OFF
+1.8VS_VGA	1.8V switched power rail for VGA	PX	OFF	OFF
+1.5VS_VGA	1.5V switched power rail for VGA	PX	OFF	OFF
+0.95VS_VGA	0.95V switched power rail for VGA	PX	OFF	OFF

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	FCH	APU	RTD2132
SMB_EC_CK1 SMB_EC_DA1 +3VALW	KB9012	X	V	X	X	X	X	X	X	X
APU_SCLK0 APU_SDAT0 +3VS	APU	X	X	X	V	V	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2 +3VS	KB9012	V	X	X	X	X	V	X	V	X

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	Thermal Sensor	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			VGA Internal Thermal	1000 001X b	82H

APU
SM Bus address

Device	Address	HEX
DDR DIMM1	1010 000Xb	A0H

BOARD ID Table

Board ID	PCB Revision
0	
1	
2	
3	EVT
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
R1562	100K +/- 5%			
Board ID	R1564	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

APU PCIE PORT LIST

Port	Device
0	
1	LAN
2	WLAN
3	

USB Port Table

USB 2.0	USB 3.0	Port	3 External USB Port
		0	RIGHT USB
		1	Touch Screen
		2	
		3	Camera
		4	CardReader
		5	WLAN/BT Combo
		6	LEFT USB2.0
		7	
	XHCI	0	LEFT USB3.0
		1	LEFT USB2.0

STATE	SIGNAL	SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	ON	OFF	OFF	OFF

USB OC MAPPING



OC#	USB Port	
0	USB20 port0	
1	USB20 port1,2,8,9	USB30 port0,1
2		
3		

43190S38L01: EMIP@/ESDP@/SWR@/8106@/TS@/UMA@/43L01@
43190S38L02: EMIP@/ESDP@/SWR@/8106@/TS@/PX@/43L02@
43190S38L03: EMIP@/ESDP@/SWR@/8106@/TS@/PX@/43L03@
43190S38L04: EMIP@/ESDP@/SWR@/8106@/TS@/PX@/43L04@


BOM Structure Table

BOM Structure	BTO Item
43L01@	X4-5110 BGA APU
43L02@	X2-3450 BGA APU
43L03@	E1-2210 BGA APU
43L04@	X4-4110 BGA APU
ME@	ME part
SWR@	LAN Switching mode
LDO@	LAN LDO mode
GAS@	Gastube
PX@	Common VGA circuit
TS@	Touch Screen
EMIP@	EMI pop component
EMIU@	EMI Un pop component
ESDP@	ESD pop component
ESDU@	ESD Un pop component
X76@	VRAM
VRAM1@	Samsung 128Mbx16 K4W2G1646E-BC1A
VRAM2@	Hynix 128Mbx16 H5TC2G63FFR-11C
VRAM3@	Micron 126Mbx16 MT41J128M16JT-093G:K
8111@	Realtek RTL8111GUS-CG (Giga LAN)
8106@	Realtek RTL8106EUS-CG (10/100M)
@	Unpop


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-A331P	
				Date	Monday, February 04, 2013
				Sheet	3 of 40
				Rev	0.1




Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2013/01/11	Deciphered Date	2013/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					FT3 PCIE/SATA/CLK/USB/SPI		
					Size Custom	Document Number	Rev
						LA-A331P	0.1
Date:		Monday, February 04, 2013	Sheet	5	of	40	




PU +3VALW + PD



PU +3VALW



PU +3VS




PD




EC_RSMRST# , POWER_GOOD follow CRB (APU side 1.8V power rail)

Must connected to 10 ms RC delay circuit on +1.8-V S5 power rail.











STRAPS OF APU


	LPC_FRAME#	LPC_CLK0_EC	LPC_CLK1	GEVENT2_L	RTC_CLK
H	SPI ROM (DEFAULT)	BOOT FAIL TIMER ENABLED	CLKGEN ENABLE (DEFAULT)	1.8V SPI ROM	NORMAL POWER UP/RESET TIMING (DEFAULT)
L	LPC ROM	BOOT FAIL TIMER DISABLED (DEFAULT)	CLKGEN DISABLED	3.3V SPI ROM (DEFAULT)	FAST POWER UP/RESET TIMING FOR SIMULATION



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/01/11				Title			
				Deciphered Date				2013/12/31			
								FT3 GPIO/AZ/MISC			
								LA-A331P			
								Rev 0.1			
								Date: Monday, February 04, 2013			
								Sheet 6 of 40			










Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title FT3 PWR/GND		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-A331P	0.1
				Date:	Monday, February 04, 2013	Sheet 7 of 40






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-A331P
				Date	Monday, February 04, 2013
				Sheet	9 of 40
		4		5	



R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111


0402 1% resistors are required

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11




Memory ID	Memory Type	Configuration	Size	R5174	R5169	X76 P/N
000	SA000068U00	Samsung K4W2G1646E-BC1A	1GB	NC	4.75K	X7641338L31
001	SA000067500	Micron MT41J128M16JT-093G:K	1GB	8.45K	2K	X7641338L32
010	SA00006H400	Hynix H5TC2G63FFR-11C	1GB	4.53K	2K	X7641338L33
011	SA000068R00	Samsung K4W4G1646B-HC11	2GB	6.98K	4.99K	X7641338L34
100	SA000065D00	Micron MT41K256M16HA-107G:E	2GB	4.53K	4.99K	X7641338L35


(default)



+1.5VS to +1.5VS_VGA (2.096A)




+3VS to +3VS_VGA (25mA) +1.8VALW to +1.8VS_VGA (311mA)





Main: SA00004MM00, TI, TPS22966
2nd: SA00006FD00, A-Power, APE8990GN3B
3rd: AOS, A021331 (engineering sample available on 2013/Jan/18)

+1.8VS_VGA 必须比 +VGA_CORE晚起来

+0.95VALW to +0.95VSG (4.016A)






370mA (HDMI) 188mA (Display Port) No Use GPU Display Port output



Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				LA-A331P	
				Date	Monday, February 04, 2013
				Sheet	11 of 40


14,15 M_DA[63..0] M_DA[63..0]
14,15 M_MA[15..0] M_MA[15..0]
14,15 M_DOM[7..0] M_DOM[7..0]
14,15 M_DQS[7..0] M_DQS[7..0]
14,15 M_DQS#7..0 M_DQS#7..0








PX@		IP	
U666C		U666C	
GDDR5/DDR3		GDDR5/DDR3	
M DA0	K27	QDA0_0	MAA0_0/MAA_0
M DA1	J29	QDA0_1	MAA0_1/MAA_1
M DA2	H30	QDA0_2	MAA0_2/MAA_2
M DA3	H32	QDA0_3	MAA0_3/MAA_3
M DA4	G29	QDA0_4	MAA0_4/MAA_4
M DA5	F28	QDA0_5	MAA0_5/MAA_5
M DA6	F32	QDA0_6	MAA0_6/MAA_6
M DA7	F30	QDA0_7	MAA0_7/MAA_7
M DA8	C30	QDA0_8	MAA0_8/MAA_8
M DA9	F27	QDA0_9	MAA0_9/MAA_9
M DA10	A28	QDA0_10	MAA0_9/MAA_15
M DA11	C28	QDA0_11	MAA1_0/MAA_8
M DA12	E27	QDA0_12	MAA1_1/MAA_9
M DA13	G26	QDA0_13	MAA1_2/MAA_10
M DA14	D26	QDA0_14	MAA1_3/MAA_11
M DA15	F25	QDA0_15	MAA1_4/MAA_12
M DA16	A25	QDA0_16	MAA1_5/MAA_BA2
M DA17	C25	QDA0_17	MAA1_6/MAA_BA0
M DA18	E25	QDA0_18	MAA1_7/MAA_BA1
M DA19	D24	QDA0_19	MAA1_8/MAA_14
M DA20	F23	QDA0_20	MAA1_9/RSVD
M DA21	F23	QDA0_21	WCKA0B_0/DQMA0_1
M DA22	D22	QDA0_22	WCKA0B_0/DQMA0_1
M DA23	F21	QDA0_23	WCKA0B_0/DQMA0_1
M DA24	E21	QDA0_24	WCKA0A_1/DQMA0_2
M DA25	D20	QDA0_25	WCKA0A_1/DQMA0_2
M DA26	F19	QDA0_26	WCKA0B_1/DQMA0_3
M DA27	A19	QDA0_27	WCKA0B_1/DQMA0_3
M DA28	D18	QDA0_28	WCKA1B_0/DQMA1_1
M DA29	F17	QDA0_29	WCKA1B_0/DQMA1_1
M DA30	A17	QDA0_30	WCKA1B_1/DQMA1_3
M DA31	C17	QDA0_31	EDCA0_0/QSA0_0
M DA32	E17	QDA0_32	EDCA0_0/QSA0_0
M DA33	D16	QDA0_33	EDCA0_1/QSA0_1
M DA34	F15	QDA0_34	EDCA0_2/QSA0_2
M DA35	A15	QDA0_35	EDCA0_3/QSA0_3
M DA36	D14	QDA0_36	EDCA1_0/QSA1_0
M DA37	F13	QDA0_37	EDCA1_1/QSA1_1
M DA38	A13	QDA0_38	EDCA1_2/QSA1_2
M DA39	C13	QDA0_39	EDCA1_3/QSA1_3
M DA40	E11	QDA0_40	EDCA1_3/QSA1_3
M DA41	A11	QDA0_41	EDCA1_3/QSA1_3
M DA42	C11	QDA0_42	EDCA1_3/QSA1_3
M DA43	F11	QDA0_43	EDCA1_3/QSA1_3
M DA44	A9	QDA0_44	EDCA1_3/QSA1_3
M DA45	C9	QDA0_45	EDCA1_3/QSA1_3
M DA46	F9	QDA0_46	EDCA1_3/QSA1_3
M DA47	D8	QDA0_47	EDCA1_3/QSA1_3
M DA48	E7	QDA0_48	EDCA1_3/QSA1_3
M DA49	A7	QDA0_49	EDCA1_3/QSA1_3
M DA50	C7	QDA0_50	EDCA1_3/QSA1_3
M DA51	F7	QDA0_51	EDCA1_3/QSA1_3
M DA52	A5	QDA0_52	EDCA1_3/QSA1_3
M DA53	C5	QDA0_53	EDCA1_3/QSA1_3
M DA54	E3	QDA0_54	EDCA1_3/QSA1_3
M DA55	F3	QDA0_55	EDCA1_3/QSA1_3
M DA56	G2	QDA0_56	EDCA1_3/QSA1_3
M DA57	G6	QDA0_57	EDCA1_3/QSA1_3
M DA58	G1	QDA0_58	EDCA1_3/QSA1_3
M DA59	G3	QDA0_59	EDCA1_3/QSA1_3
M DA60	J6	QDA0_60	EDCA1_3/QSA1_3
M DA61	J1	QDA0_61	EDCA1_3/QSA1_3
M DA62	J3	QDA0_62	EDCA1_3/QSA1_3
M DA63	J5	QDA0_63	EDCA1_3/QSA1_3
M DA64	J7	QDA0_64	EDCA1_3/QSA1_3
M DA65	J9	QDA0_65	EDCA1_3/QSA1_3
M DA66	J11	QDA0_66	EDCA1_3/QSA1_3
M DA67	J13	QDA0_67	EDCA1_3/QSA1_3
M DA68	J15	QDA0_68	EDCA1_3/QSA1_3
M DA69	J17	QDA0_69	EDCA1_3/QSA1_3
M DA70	J19	QDA0_70	EDCA1_3/QSA1_3
M DA71	J21	QDA0_71	EDCA1_3/QSA1_3
M DA72	J23	QDA0_72	EDCA1_3/QSA1_3
M DA73	J25	QDA0_73	EDCA1_3/QSA1_3
M DA74	J27	QDA0_74	EDCA1_3/QSA1_3
M DA75	J29	QDA0_75	EDCA1_3/QSA1_3
M DA76	J31	QDA0_76	EDCA1_3/QSA1_3
M DA77	J33	QDA0_77	EDCA1_3/QSA1_3
M DA78	J35	QDA0_78	EDCA1_3/QSA1_3
M DA79	J37	QDA0_79	EDCA1_3/QSA1_3
M DA80	J39	QDA0_80	EDCA1_3/QSA1_3
M DA81	J41	QDA0_81	EDCA1_3/QSA1_3
M DA82	J43	QDA0_82	EDCA1_3/QSA1_3
M DA83	J45	QDA0_83	EDCA1_3/QSA1_3
M DA84	J47	QDA0_84	EDCA1_3/QSA1_3
M DA85	J49	QDA0_85	EDCA1_3/QSA1_3
M DA86	J51	QDA0_86	EDCA1_3/QSA1_3
M DA87	J53	QDA0_87	EDCA1_3/QSA1_3
M DA88	J55	QDA0_88	EDCA1_3/QSA1_3
M DA89	J57	QDA0_89	EDCA1_3/QSA1_3
M DA90	J59	QDA0_90	EDCA1_3/QSA1_3
M DA91	J61	QDA0_91	EDCA1_3/QSA1_3
M DA92	J63	QDA0_92	EDCA1_3/QSA1_3
M DA93	J65	QDA0_93	EDCA1_3/QSA1_3
M DA94	J67	QDA0_94	EDCA1_3/QSA1_3
M DA95	J69	QDA0_95	EDCA1_3/QSA1_3
M DA96	J71	QDA0_96	EDCA1_3/QSA1_3
M DA97	J73	QDA0_97	EDCA1_3/QSA1_3
M DA98	J75	QDA0_98	EDCA1_3/QSA1_3
M DA99	J77	QDA0_99	EDCA1_3/QSA1_3
M DA100	J79	QDA0_100	EDCA1_3/QSA1_3
M DA101	J81	QDA0_101	EDCA1_3/QSA1_3
M DA102	J83	QDA0_102	EDCA1_3/QSA1_3
M DA103	J85	QDA0_103	EDCA1_3/QSA1_3
M DA104	J87	QDA0_104	EDCA1_3/QSA1_3
M DA105	J89	QDA0_105	EDCA1_3/QSA1_3
M DA106	J91	QDA0_106	EDCA1_3/QSA1_3
M DA107	J93	QDA0_107	EDCA1_3/QSA1_3
M DA108	J95	QDA0_108	EDCA1_3/QSA1_3
M DA109	J97	QDA0_109	EDCA1_3/QSA1_3
M DA110	J99	QDA0_110	EDCA1_3/QSA1_3
M DA111	J101	QDA0_111	EDCA1_3/QSA1_3
M DA112	J103	QDA0_112	EDCA1_3/QSA1_3
M DA113	J105	QDA0_113	EDCA1_3/QSA1_3
M DA114	J107	QDA0_114	EDCA1_3/QSA1_3
M DA115	J109	QDA0_115	EDCA1_3/QSA1_3
M DA116	J111	QDA0_116	EDCA1_3/QSA1_3
M DA117	J113	QDA0_117	EDCA1_3/QSA1_3
M DA118	J115	QDA0_118	EDCA1_3/QSA1_3
M DA119	J117	QDA0_119	EDCA1_3/QSA1_3
M DA120	J119	QDA0_120	EDCA1_3/QSA1_3
M DA121	J121	QDA0_121	EDCA1_3/QSA1_3
M DA122	J123	QDA0_122	EDCA1_3/QSA1_3
M DA123	J125	QDA0_123	EDCA1_3/QSA1_3
M DA124	J127	QDA0_124	EDCA1_3/QSA1_3
M DA125	J129	QDA0_125	EDCA1_3/QSA1_3
M DA126	J131	QDA0_126	EDCA1_3/QSA1_3
M DA127	J133	QDA0_127	EDCA1_3/QSA1_3
M DA128	J135	QDA0_128	EDCA1_3/QSA1_3
M DA129	J137	QDA0_129	EDCA1_3/QSA1_3
M DA130	J139	QDA0_130	EDCA1_3/QSA1_3
M DA131	J141	QDA0_131	EDCA1_3/QSA1_3
M DA132	J143	QDA0_132	EDCA1_3/QSA1_3
M DA133	J145	QDA0_133	EDCA1_3/QSA1_3
M DA134	J147	QDA0_134	EDCA1_3/QSA1_3
M DA135	J149	QDA0_135	EDCA1_3/QSA1_3
M DA136	J151	QDA0_136	EDCA1_3/QSA1_3
M DA137	J153	QDA0_137	EDCA1_3/QSA1_3
M DA138	J155	QDA0_138	EDCA1_3/QSA1_3
M DA139	J157	QDA0_139	EDCA1_3/QSA1_3
M DA140	J159	QDA0_140	EDCA1_3/QSA1_3
M DA141	J161	QDA0_141	EDCA1_3/QSA1_3
M DA142	J163	QDA0_142	EDCA1_3/QSA1_3
M DA143	J165	QDA0_143	EDCA1_3/QSA1_3
M DA144	J167	QDA0_144	EDCA1_3/QSA1_3
M DA145	J169	QDA0_145	EDCA1_3/QSA1_3
M DA146	J171	QDA0_146	EDCA1_3/QSA1_3
M DA147	J173	QDA0_147	EDCA1_3/QSA1_3
M DA148	J175	QDA0_148	EDCA1_3/QSA1_3
M DA149	J177	QDA0_149	EDCA1_3/QSA1_3
M DA150	J179	QDA0_150	EDCA1_3/QSA1_3
M DA151	J181	QDA0_151	EDCA1_3/QSA1_3
M DA152	J183	QDA0_152	EDCA1_3/QSA1_3
M DA153	J185	QDA0_153	EDCA1_3/QSA1_3
M DA154	J187	QDA0_154	EDCA1_3/QSA1_3
M DA155	J189	QDA0_155	EDCA1_3/QSA1_3
M DA156	J191	QDA0_156	EDCA1_3/QSA1_3
M DA157	J193	QDA0_157	EDCA1_3/QSA1_3
M DA158	J195	QDA0_158	EDCA1_3/QSA1_3
M DA159	J197	QDA0_159	EDCA1_3/QSA1_3
M DA160	J199	QDA0_160	EDCA1_3/QSA1_3
M DA161	J201	QDA0_161	EDCA1_3/QSA1_3
M DA162	J203	QDA0_162	EDCA1_3/QSA1_3
M DA163	J205	QDA0_163	EDCA1_3/QSA1_3
M DA164	J207	QDA0_164	EDCA1_3/QSA1_3
M DA165	J209	QDA0_165	EDCA1_3/QSA1_3
M DA166	J211	QDA0_166	EDCA1_3/QSA1_3
M DA167	J213	QDA0_167	EDCA1_3/QSA1_3
M DA168	J215	QDA0_168	EDCA1_3/QSA1_3
M DA169	J217	QDA0_169	EDCA1_3/QSA1_3
M DA170	J219	QDA0_170	EDCA1_3/QSA1_3
M DA171	J221	QDA0_171	EDCA1_3/QSA1_3
M DA172	J223	QDA0_172	EDCA1_3/QSA1_3
M DA173	J225	QDA0_173	EDCA1_3/QSA1_3
M DA174	J227	QDA0_174	EDCA1_3/QSA1_3
M DA175	J229	QDA0_175	EDCA1_3/QSA1_3
M DA176	J231	QDA0_176	EDCA1_3/QSA1_3
M DA177	J233	QDA0_177	EDCA1_3/QSA1_3
M DA178	J235	QDA0_178	EDCA1_3/QSA1_3
M DA179	J237	QDA0_179	EDCA1_3/QSA1_3
M DA180	J239	QDA0_180	EDCA1_3/QSA1_3
M DA181	J241	QDA0_181	EDCA1_3/QSA1_3
M DA182	J243	QDA0_182	EDCA1_3/QSA1_3
M DA183	J245	QDA0_183	EDCA1_3/QSA1_3
M DA184	J247	QDA0_184	EDCA1_3/QSA1_3
M DA185	J249	QDA0_185	EDCA1_3/QSA1_3
M DA186	J251	QDA0_186	EDCA1_3/QSA1_3
M DA187	J253	QDA0_187	EDCA1_3/QSA1_3
M DA188	J255	QDA0_188	EDCA1_3/QSA1_3
M DA189	J257	QDA0_189	EDCA1_3/QSA1_3
M DA190	J259	QDA0_190	EDCA1_3/QSA1_3
M DA191	J261	QDA0_191	EDCA1_3/QSA1_3
M DA192	J263	QDA0_192	EDCA1_3/QSA1_3
M DA193	J265	QDA0_193	EDCA1_3/QSA1_3
M DA194	J267	QDA0_194	EDCA1_3/QSA1_3
M DA195	J269	QDA0_195	EDCA1_3/QSA1_3
M DA196	J271	QDA0_196	EDCA1_3/QSA1_3
M DA197	J273	QDA0_197	EDCA1_3/QSA1_3
M DA198	J275	QDA0_198	EDCA1_3/QSA1_3
M DA199	J277	QDA0_199	EDCA1_3/QSA1_3
M DA200	J279	QDA0_200	EDCA1_3/QSA1_3
M DA201	J281	QDA0_201	EDCA1_3/QSA1_3
M DA202	J283	QDA0_202	EDCA1_3/QSA1_3
M DA203	J285	QDA0_203	EDCA1_3/QSA1_3
M DA204	J287	QDA0_204	EDCA1_3/QSA1_3
M DA205	J289	QDA0_205	EDCA1_3/QSA1_3
M DA206	J291	QDA0_206	EDCA1_3/QSA1_3
M DA207	J293	QDA0_207	EDCA1_3/QSA1_3
M DA208	J295	QDA0_208	EDCA1_3/QSA1_3
M DA209	J297	QDA0_209	EDCA1_3/QSA1_3
M DA210	J299	QDA0_210	EDCA1_3/QSA1_3
M DA211	J301	QDA0_211	EDCA1_3/QSA1_3
M DA212	J303	QDA0_212	EDCA1_3/QSA1_3
M DA213	J305	QDA0_213	EDCA1_3/QSA1_3
M DA214	J307	QDA0_214	EDCA1_3/QSA1_3
M DA215	J309	QDA0_215	EDCA1_3/QSA1_3
M DA216	J311	QDA0_216	EDCA1_3/QSA1_3
M DA217	J313	QDA0_217	EDCA1_3/QSA1_3
M DA218	J315	QDA0_218	EDCA1_3/QSA1_3
M DA219	J317	QDA0_219	EDCA1_3/QSA1_3
M DA220	J319	QDA0_220	EDCA1_3/QSA1_3
M DA221	J321	QDA0_221	EDCA1_3/QSA1_3
M DA222	J323	QDA0_222	EDCA1_3/QSA1_3
M DA223	J325	QDA0_223	EDCA1_3/QSA1_3
M DA224	J327	QDA0_224	EDCA1_3/QSA1_3
M DA225	J329	QDA0_225	EDCA1_3/QSA1_3
M DA226	J331	QDA0_226	EDCA1_3/QSA1_3
M DA227	J333	QDA0_227	EDCA1_3/QSA1_3
M DA228	J335	QDA0_228	EDCA1_3/QSA1_3
M DA229	J337	QDA0_229	EDCA1_3/QSA1_3
M DA230	J339	QDA0_230	EDCA1_3/QSA1_3
M DA231	J341	QDA0_231	EDCA1_3/QSA1_3
M DA232	J343	QDA0_232	EDCA1_3/QSA1_3
M DA233	J345	QDA0_233	EDCA1_3/QSA1_3
M DA234	J347	QDA0_234	EDCA1_3/QSA1_3
M DA235	J349	QDA0_235	EDCA1_3/QSA1_3
M DA236	J351	QDA0_236	EDCA1_3/QSA1_3
M DA237	J353	QDA0_237	EDCA1_3/QSA1_3
M DA238	J355	QDA0_238	EDCA1_3/QSA1_3
M DA239	J357	QDA0_239	EDCA1_3/QSA1_3
M DA240	J359	QDA0_240	EDCA1_3/QSA1_3
M DA241	J361	QDA0_241	EDCA1_3/QSA1_3
M DA242	J363	QDA0_242	EDCA1_3/QSA1_3
M DA243	J365	QDA0_243	EDCA1_3/QSA1_3
M DA244	J367	QDA0_244	EDCA1_3/QSA1_3
M DA245	J369	QDA0_245	EDCA1_3/QSA1_3
M DA246	J371	QDA0_246	EDCA1_3/QSA1_3
M DA247	J373	QDA0_247	EDCA1_3/QSA1_3
M DA248	J375	QDA0_248	EDCA1_3/QSA1_3
M DA249	J377	QDA0_249	EDCA1_3/QSA1_3
M DA250	J379	QDA0_250	EDCA1_3/QSA1_3
M DA251	J381	QDA0_251	EDCA1_3/QSA1_3
M DA252	J383	QDA0_252	EDCA1_3/QSA1_3
M DA253	J385	QDA0_253	EDCA1_3/QSA1_3
M DA254	J387	QDA0_254	EDCA1_3/QSA1_3
M DA255	J389	QDA0_255	EDCA1_3/QSA1_3
M DA256	J391	QDA0_256	EDCA1_3/QSA1_3
M DA257	J393	QDA0_257	EDCA1_

Memory Partition A - Lower 32 bits


- 13,15 M_DA[63..0] M_DA[63..0]
- 13,15 M_MA[15..0] M_MA[15..0]
- 13,15 M_DQM[7..0] M_DQM[7..0]
- 13,15 M_DQS[7..0] M_DQS[7..0]
- 13,15 M_DQS# [7..0] M_DQS# [7..0]




Memory Partition A - Upper 32 bits




LCD POWER CIRCUIT




CMOS Camera



VGA LCD/PANEL BD. Conn.







change to EC control ,
due to FCH only 16 level




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA		
				Size	Document Number	Rev
				Custom	LA-A331P	0.1
				Date:	Monday, February 04, 2013	Sheet 16 of 40



4	DP2_TXP0	DP2_TXP0	C46	1	2	0.1U	0402	16V7K	HDMI_TX2P
4	DP2_TXN0	DP2_TXN0	C47	1	2	0.1U	0402	16V7K	HDMI_TX2N
4	DP2_TXP1	DP2_TXP1	C48	1	2	0.1U	0402	16V7K	HDMI_TX1P
4	DP2_TXN1	DP2_TXN1	C55	1	2	0.1U	0402	16V7K	HDMI_TX1N
4	DP2_TXP2	DP2_TXP2	C56	1	2	0.1U	0402	16V7K	HDMI_TX0P
4	DP2_TXN2	DP2_TXN2	C68	1	2	0.1U	0402	16V7K	HDMI_TX0N
4	DP2_TXP3	DP2_TXP3	C72	1	2	0.1U	0402	16V7K	HDMI_CLKP
4	DP2_TXN3	DP2_TXN3	C74	1	2	0.1U	0402	16V7K	HDMI_CLKN




Close to HDMI connector



Main: SC300002800
2nd: SC300001Y00




Main: SC300001400
2nd: SC300001G00








Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custort	LA-A331P
				Date: Monday, February 04, 2013	Rev 0.1
				Sheet 17 of 40	

Mini-Express Card for WLAN/WiMAX(Half)






Mini-Express Card for SSD(Full)






SATA HDD Conn.








Co-Lay with USB2.0 only




Place TX AC coupling Cap (C1309,C1310). Close to connector




Security Classification		Compal Secret Data For EMI request		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	USB3.0 ports	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Date: Monday, February 04, 2013	Sheet 25 of 40

+5VALW to +5VS (4.408A) / +1.8VALW to +1.8VS (2A)





Main: SA00004MM00, TI, TPS22966
 2nd: SA00006FD00, A-Power, APE8990GN3B
 3rd: AOS, AOZ1331 (engineering sample available on 2013/Jan/18)

+0.95VALW TO +0.95VS (5.6A)







+3VALW to +3VS (5.036A)



If EC initial low, it could be Vmount.


Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	DC-DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-A331P	0.1
Date:	Monday, February 04, 2013	Sheet	26	of	40	




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/01/11				Title			
				Deciphered Date				PWR-DCIN / Vin Detector			
				2013/12/31				Size			
								C38-AMD KABINI Schematic			
								Rev			
								0.1			
								Date: Monday, February 04, 2013			
								Sheet 27 of 40			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

65W(UMA) : PR205=1.65K(SD034165180)




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> PWR-BATTERY CONN/OTP	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Document Number C38-AMD KABINI Schematic	
				Date: Monday, February 04, 2013	Sheet 26 of 40




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off
Note: S3 - sleep ; S5 - power off					




Security Classification	Compal Secret Data			Compal Electronics, Inc. PWR+1.35VP/+1.8VSP		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	C38-AMD KABINI Schematic	0.1
				Date:	Monday, February 04, 2013	Sheet 31 of 40


2011/10/21
NTC near phase 1 choke




2011/10/21
NTC near NB_CORE H/S mos




2011/10/21
NTC near CPU_CORE H/S mos




2011/10/21
NTC near phase 1 choke



2011/10/21
NTC near phase 1 choke




2011/10/21
NTC near phase 1 choke




2011/10/21
NTC near NB_CORE H/S mos




2011/10/21
NTC near CPU_CORE H/S mos



2011/10/21
NTC near phase 1 choke




2011/10/21
NTC near phase 1 choke




2011/10/21
NTC near phase 1 choke



2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m




2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m




2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m





2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m



2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m



2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m




2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m



2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m




2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m



2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m





2012/10/30
Load Line:VDD-->4m
VDDNB-->4.0m




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/01/11				APU_CORE/APU_CORE_NB			
Deciphered Date				2013/12/31				C38-AMD KABINI Schematic			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Custom				0.1				Monday, February 04, 2013			
Date				Sheet				34 of 40			

CPU_Core output CAP (Including MLCC) 36.4

**+APU_CORE_NB**

GFX output CAP (Including MLCC) 36.5



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	PWR-PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A3	Document Number	Rev 0.1
				C38-AMD KABINI Schematic		
Date: Monday, February 04, 2013		Sheet 35 of 40				

Item	Modify List	PG#	Reason for change	Date	Phase
1					
2					
3					
4					
5					
6					
7					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Page 1 of 1
for HW


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)		
				Size	Document Number	Rev
				Custom	C38-G series Chief River Schematic	0.1
Date:				Monday, February 04, 2013	Sheet	37 of 40

Power-Up/Down Sequence


"Sun" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.


Cold Boot Sequence




Warm Boot Sequence




Power Down Sequence



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-A331P
				Date	Monday, February 04, 2013
				Sheet	38 of 40
				Rev	0.1





MODEL NAME:
PCB NAME:
REVISION:
DATE: 2011/11/23

COMPAL CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Sheet of