

8I845GE775 - G

Revision 1.0

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	P4_775 CPU
05	P4_775 CPU
06	P4_775 CPU
07	P4_775 CPU
08	GMCH-BROOKDALE-G_A
09	GMCH-BROOKDALE-G_B
10	GMCH-BROOKDALE-G_C
11	DDR SERIAL TERMINATION
12	DDR1 & DDR2
13	DDR3 & DDR TERM.
14	AGP SLOT
15	ICH4_1
16	ICH4_2
17	FWH
18	ICS950211AF CLOCK GEN
19	PCI1 & PCI2 SLOT
20	PCI3 & PCI4 SLOT
21	PCI5 SLOT
22	LPC IO ITE 8702 & FLOPPY & FAN
23	FRONT USB2.0

SHEET TITLE

24	FRONT PANEL
25	IDE CONNECTOR
26	PS/2 K/B & M/S
27	COM & PRT PORT
28	AC97 CODEC
29	LINE OUT/IN/MIC/FRONT AUDIO & GAME
30	VGA CONNECTOR
31	MISC. PWR & ATX POWER
32	VCORE PWM(FAN5093)
33	DDR POWER
34	REALTEK8110C
35	PCI ROUNTING
36	GPIO PIN LIST

GIGABYTE			
Title			
COVER SHEET			
Size	Document Number		Rev
Custom	8I845GE775-G		1.0
Date:	Thursday, April 07, 2005		Sheet 1 of 36

Version:1.0

293.95x210.5 mil 60±15% C Type


[illegible]








**Circuit or PCB layout change
for next version**

[illegible]


GIGABYTE			
Title			
BOM & PCB MODIFY HISTORY			
Size Custom	Document Number	81845GE775-G	Rev 1.0
Date:	Thursday, April 07, 2005	Sheet 2 of 36	

BLOCK DIAGRAM





GIGABYTE			
Title P4_LGA775-A			
Size Custom	Document Number	8I845GE775-G	Rev 1.0
Date:	Thursday, April 07, 2005	Sheet	4 of 36



Note:

VCCA & VCOREPLL
define doesn't same as
old P4 design kit

As close as possible to
CPU socket

Trace width doesn't
less than 12 Mil

<7,8> GTL_DET<

Closed to Pin-H2


Place outside of CPU socket


Locate at ICH6 Side


CLOSE TO CPU SIDE


GIGABYTE

Title			P4_LGA775-B
Size			81845GE775-G
Custom	Document Number	Rev	1.0
Date:	Thursday, April 07, 2005	Sheet	6 of 36











BROOKDALE-GE-DDR/S/B1



Title				
BROOKDALE-G_C				
Size	Document Number			Rev
Custom	81845GE775-G			1.0
Date:	Thursday, April 07, 2005	Sheet	10	of 36

<12,13> MD_0..63] << MD[0..63] <9>



<12,13> DM_0..7] << DM[0..7] <9>


<12,13> -DQS_0..7] << -DQS[0..7] <9>


DM_0	RN3	1	2	0/8P4R/X	DM0
-DQS_0		3	4		DQS0
MD_2		5	6		MD2
MD_6		7	8		MD6
MD_0	RN5	1	2	0/8P4R/X	MD0
MD_4		3	4		MD4
MD_5		5	6		MD5
MD_1		7	8		MD1
MD_12	RN6	1	2	0/8P4R/X	MD12
MD_13		3	4		MD13
-DQS_1		5	6		-DQS1
DM_1		7	8		DM1
MD_14	RN7	1	2	0/8P4R/X	MD14
MD_15		3	4		MD15
MD_10		5	6		MD10
MD_11		7	8		MD11
-DQS_2	RN9	1	2	0/8P4R/X	-DQS2
DM_2		3	4		DM2
MD_18		5	6		MD18
MD_22		7	8		MD22
MD_29	RN11	1	2	0/8P4R/X	MD29
MD_25		3	4		MD25
-DQS_3		5	6		-DQS3
DM_3		7	8		DM3
MD_26	RN12	1	2	0/8P4R/X	MD26
MD_30		3	4		MD30
MD_27		5	6		MD27
MD_31		7	8		MD31
MD_32	RN13	1	2	0/8P4R/X	MD32
MD_36		3	4		MD36
MD_33		5	6		MD33
MD_37		7	8		MD37
MD_39	RN14	1	2	0/8P4R/X	MD39
MD_35		3	4		MD35
MD_40		5	6		MD40
MD_44		7	8		MD44
-DQS_4	RN15	1	2	0/8P4R/X	-DQS4
DM_4		3	4		DM4
MD_34		5	6		MD34
MD_38		7	8		MD38
MD_45	RN16	1	2	0/8P4R/X	MD45
MD_41		3	4		MD41
DM_5		5	6		DM5
-DQS_5		7	8		-DQS5
MD_48	RN17	1	2	0/8P4R/X	MD48
MD_49		3	4		MD49
MD_52		5	6		MD52
MD_53		7	8		MD53
MD_50	RN18	1	2	0/8P4R/X	MD50
MD_51		3	4		MD51
MD_60		5	6		MD60
MD_61		7	8		MD61
DM_6	RN19	1	2	0/8P4R/X	DM6
-DQS_6		3	4		-DQS6
MD_54		5	6		MD54
MD_55		7	8		MD55
MD_56	RN20	1	2	0/8P4R/X	MD56
MD_57		3	4		MD57
DM_7		5	6		DM7
-DQS_7		7	8		-DQS7
MD_59	RN21	1	2	0/8P4R/X	MD59
MD_63		3	4		MD63
MD_58		5	6		MD58
MD_62		7	8		MD62


MD_20	RN2	1	2	0/8P4R/X	MD20
MD_16		3	4		MD16
MD_17		5	6		MD17
MD_21		7	8		MD21
MD_42	RN4	1	2	0/8P4R/X	MD42
MD_46		3	4		MD46
MD_43		5	6		MD43
MD_47		7	8		MD47


MD_7	RN8	1	2	0/8P4R/X	MD7
MD_3		3	4		MD3
MD_8		5	6		MD8
MD_9		7	8		MD9
MD_19	RN10	1	2	0/8P4R/X	MD19
MD_23		3	4		MD23
MD_24		5	6		MD24
MD_28		7	8		MD28











































ICH4 USB2.0














PRIMARY IDE CONNECTOR



SECONDARY IDE CONNECTOR






模組化線路

GIGABYTE				
Title				
COM & IR & LPT PORT & FLOOPY				
Size	Document Number			Rev
B	81845GE775-G			1.0
Date:	Thursday, April 07, 2005	Sheet	27	of 36

JDO, JD2, GPI00 為偵測DEVICE INPUT 時由LOW TO HIGH Edge trigger(pop manual)


注意CBC47, CBC48不可
CO-LAYOUT

LINE OUT



LINE OUT SENSING
R>4K OHM=>POWER SPEAKER
4K OHM>R>400 OHM=>MICROPHONE
R<400 OHM=>HEADPHONE


MIC



MICROPHONE IN SENSING(當INPUT)(利用vref 偏壓
與CR43, CR32 並聯求出阻抗)
7.1k ohm>R>2.3k ohm===microphone in
R<2.3k ohm or R>7.1k ohm===unknown device

MICROPHONE IN SENSING(當OUTPUT)
R>4K OHM=>POWER SPEAKER
4K OHM>R>400 OHM=>MICROPHONE
R<400 OHM=>HEADPHONE

INTEL FRONT AUDIO




2x5 header for 850

For 850 if JD5 = low AUX-In is configured as input
For 850 if JD5 = high AUX-In is configured as output, Surr-Back out


FOR SUPPORT 6 CHANNEL,
SURROUND OUT

CENTER OUT, LOW
FREQUENCY
EFFECT OUT


For 850 AUX-In is shared
to Surr-Back out




LINE-IN





AUX IN DEFAULT NO POP





CD IN



SPDIF




GIGABYTE			
Title AC97 OUTPUT, GAME PORT			
Size Custom	Document Number 8I845GE775-G	Rev 1.0	
Date: Thursday, April 07, 2005	Sheet 29	of 36	



模組化線路




Title			VGA CONNECTOR	
Size	Document Number	81845GE775-G		Rev
Custom				1.0
Date:	Thursday, April 07, 2005	Sheet	30	of 36

ATX POWER CONNECTOR




11NH4-020020-61/62

S.P.R Circuit






GIGABYTE

Title		
Misc. PWR & ATX CONN.		
Size B	Document Number	Rev
	81845GE775-G	1.0
Date:	Thursday, April 07, 2005	Sheet 31 of 36




DD1 :在HIGH SIDE 發生S-D SHORT 時(OVP), LOW SIDE MOSFET TURN ON ,讓Vcore 降壓,同時V12 也會下降6~7V以下時,造成PWM 無法提供POWER TO LOW SIDE TURN ON,所以加DD1 延長PWM POWER 提供給LOW SIDE MOSFET TURN ON 保護CPU VOLTAGE 過高.

DR9,DC5 FOR V12 OVER 19V 以上,SPEC (18V)
DR12 為一個 CYCLE的DUTY(50%)
DELAY :讓限流時間DELAY (DR35,DC13) 才啓動.
DR39:240K
工作頻率=720KHZ / 4PHASE=180K(1 PHASE)








GIGABYTE			
VRD 10.1			
Title	Document Number 81845GE775-G		
Size	Custom	Rev	1.0
Date:	Thursday, April 07, 2005	Sheet	32 of 36



GP036	GP037	2_5VSTR	VTT_DDR
HIGH	HIGH	2.5V	1.25V
HIGH	LOW	2.5V	1.25V
LOW	HIGH	2.6V	1.30V
LOW	LOW	2.7V	1.35V

	Yellow	Dual Color LED	
		Green	Orange
10Mb	---	OFF	OFF
100Mb	---	ON	OFF
1Gb	---	OFF	ON
Link	ON	---	---
Active	Blink	---	---



GIGABYTE Title LAN RTL8100C			
Size	Document Number		Rev
Custom	81845GE775-G		1.0
Date:	Thursday, April 07, 2005	Sheet	34 of 36

Revision : 0.1

GIGABYTE GA-8I845GE775-G PCI ROUNTING LIST

PCI DEVICE	IDSEL	INT	CLOCK	REQ	GNT	
PCI SLOT1	16	C, F, G, A	PCLK1	REQ0 -	GNT0 -	
PCI SLOT2	17	F, G, A, C	PCLK2	REQ1 -	GNT1 -	
PCI SLOT3	18	G, A, C, F	PCLK3	REQ2 -	GNT2 -	
PCI SLOT4	19	A, C, F, G	PCLK4	REQ3 -	GNT3 -	
PCI SLOT5	20	C, F, G, A	PCLK5	REQ4 -	GNT4 -	
LAN	21	F	LANCLK	REQ5 -	GNT5 -	

Revision 1.0

GIGABYTE GA-8I845GE775-G GPIO LIST

SHEET

TITLE

GPI		
GPI0/REQA-		PULL DOWN 15K, detect IDE1 connector type.
GPI1/REQ5-		PULL DOWN 15K, detect IDE2 connector type.
GPI2/PIRQE-		PULL 8.2K TO VCC3
GPI3/PIRQF-		PULL 8.2K TO VCC3
GPI4/PIRQG-		PULL 8.2K TO VCC3
GPI5/PIRQH-		PULL 8.2K TO VCC3
GPI6		PULL 8.2K TO VCC3 (GREEN_BUTTON)
GPI7		NOT IMPLEMENTED
GPI8		PULL 8.2K TO 3VDUAL, LPC PME.
GPI9	NA	NOT IMPLEMENTED
GPI10	NA	NOT IMPLEMENTED
GPI11		PULL 4.7K TO 3VDUAL (SMBALERT)
GPI12		PULL DOWN 10K.
GPI13		PULL DOWN 10K, CNR_PRIMARY
GPI14	NA	NOT IMPLEMENTED
GPI15	NA	NOT IMPLEMENTED

SHEET

TITLE

GPO		
GP016		PULL 8.2K TO VCC3
GP017		PULL 8.2K TO VCC3 (GNT5-)
GP018		PULL 8.2K TO VCC3
GP019		PULL 8.2K TO VCC3
GP020		PULL 8.2K TO VCC3
GP021		PULL 8.2K TO VCC3
GP022		PULL 8.2K TO VCC3
GP023		PULL 8.2K TO VCC3
GP024		PULL 1K TO 3VDUAL (TOP BLOCK)
GP025		PULL 4.7K TO 3VDUAL, POWER LED CONTROL.
GP026		NOT IMPLEMENTED
GP027		PULL 8.2K TO 3VDUAL, POWER LED CONTROL.
GP028		PULL 8.2K TO 3VDUAL, GREEN LED.
GP032		PULL 8.2K TO 3VDUAL, BIOS WRITE PROTECT.
GP035		PULL DOWN 10K, POWER LED CONTROL.