

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	POWER MAP
05	P4_LGA775_A
06	P4_LGA775_B
07	P4_LGA775_C
08	P4_LGA775_D
09	GMCH-BROADWATER_HOST
10	GMCH-BROADWATER_DDRII
11	GMCH-BROADWATER_PCI E, DMI
12	GMCH-BROADWATER_INT VGA
13	GMCH-BROADWATER_GND
14	GMCH-BROADWATER_PWR
15	DDRII CHANNEL A 1,2
16	DDRII CHANNEL B 1,2
17	DDRII TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH8 PCI, USB, DMI, LAN
20	ICH8 GPIO, CTRL
21	ICH8 SATA, FAN PWM
22	ICH8 VCC, GND
23	CLOCK GEN CK505
24	PCI EXPRESS*1 ,PCI SLOT 1,2
25	ITE8712GB,RESET DRIVE
26	COM,LPT
27	BIOS,CI ,HWM,KB/MS

SHEET TITLE

28	AZALIA ALC883
29	AUDIO JACK
30	VCORE PWM ISL6312
31	DISCRETE POWER
32	ATX POWER
33	IDE RAID IT8212
34	1394 TI TSB43AB23
35	LAN MARVELL 88E8053
36	FAN CONTROL
37	FRONT PANEL ,FUSB ,FDD

Gigabyte Technology

Title		
Cover Sheet		
Size	Document Number	Rev
Custom	965P-DS3	3.3
Date:	星期一,十二月 18, 2006	Sheet 1 of 35

Circuit or PCB layout change for next version


Component value change history

Data	Change Item	Reason
1.1A	EVT release	
1.1B	1. ADD F_AUDIO HEADPHONE FOR VISTA CR103-CR106	
2.0A	1. DVT RELEASE	
2.0B	1. SB, N/B HEATSINK CHANGE	
	2. 包材修改	
	3. PWM 阻值修改	
	4. 電阻,電容種類統一化	
	5. EC174 560uF -- >100uF	
	6. U11 加替料 WINBOND 8M FLASH:10HP4-152580-11R	
	7. USB_LAN1 加替料 UDE:11NR6-702009-09R	
	8. U49替料移除:CLK GEN ICS9LPRS587BGLF-T	
2.0C	1. 1.2uH修改料號:1.2uH/20A/PMU109/W/D	
	2. N/B , S/B HEATSINK順序修改 (965P-DS3/965G-DS3 Silent-pipe , 965P-S3 New Heatsink)	
	3 .Q330,Q331 Q_SOT23 Remove to Q330 Q_TO252	
	4 .R1955-R1958 R0402-2-SHORT10 to R0402-2	
	5. R1970 1K/4 --> 100/4/1	
	6. ADD PECL CTRL CIRCUIT	
	7. F1,F2,F3 SMD FUSE 1.1A --> 1.6A	
	8. PCB REV2.01 --> REV2.02	
2.0C-PVT	1. 包材修改	
2.0D-DVT	1. PCB REV2.02 --> REV2.03	
2.0E	1. DL2-DL7 0.3uH --> 0.4uH	
	2. DR11 3.16K/4/1 --> 3.24K/4/1	
	3. PWM FS CHANGE 200KHz DR103 82K/4 --> 120K/4	
	4. DDRVT CHANGE R1882 1.78K/6/1 REMOVE , ADD 1876 1K/6/1	
	5. DDR18V_OV3 4.02K/6/1 --> 3.01K/6/1	
2.0E-ECN	3. PWM FS CHANGE 200KHz DR103 120K/4 --> 82K/4	
2.0F	1. PCB REV2.02 --> REV2.03	
2.0G	1. 0.4uH修改料號	
	2. DR105 加替料10RC4-002433-23R	
	3. 主料10CM2-024704-51R,加替料10CM2-024704-53R	

DATE	Change Item	Reason
1.02	EVT release	
2.0	1. PWM 3 PHASE --> 6 PHASE	
	2. SUPPORT VISTA FUNCTION	
	3. APPROVE POWER-ON SHUN DOWN ISSUE	
2.01	1. REMOVE CQ10,CR101,CR102	
	2. PWR_FAN R1814 VCC --> +12V	
	3. PWM 6 PHASE COPY FROM 946GZ-S3 Rev2.0	
	4. U11 FOOTPRINT IC8SO-SOCKET-1 --> IC8SO-SOCKET-2	
	5. EC174 EC10D8MM --> EC6D8MM,BC730 C0603 --> C0805	
2.02	1 .Q330,Q331 Q_SOT23 Remove a Q330 Q_TO252	
	2 .R1955-R1958 R0402-2-SHORT10 a R0402-2	
	3. ADD CPU PIN.E7=CPU_TP21	
	4. L15,L16 Footprint change to "CHOKE2U-20A-SQ-1"	
	5. CHANGE PECL CTRL CIRCUIT	
2.03	1. RU2 PIN40,41 NET CHANGE TO GND	
2.04	1. L13,L14 1.2uH Change Footprint "CHOKE08U-15A 1P-1"	
	2. L15,L15 2uH Change Footprint "CHOKE2U-20A-SQ-2"	
BOM		
2.0H	1. PCB REV2.03 --> REV 2.04	
	2. 470uF/6.3V & 560uF/4V --> 560uF/6.3V(僅試產,量產版本要改回來)	
	3. D3,D9,CD1,CD2,PD1 10DS1-124148-04R/05R--> 10DS7-734148-01R/02R (僅試產,量產版本要改回來)	
	4. U54 M8056/A2 --> M8056/B0	
3.3A	1. FOR FSB1333 CPU SUPPORT	
	BOM要再建立9M965PS3-00-33A	

Gigabyte Technology		
Title BOM & PCB MODIFY HISTORY		
Size	Document Number	Rev
Custom	965P-DS3	3.3
Date:	星期二, 十二月 18, 2006	Sheet 2 of 35




BLOCK DIAGRAM



ICH8 GPIO LIST TABLE




PIN NAME	PWR WELL	AFTER/ PLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8(DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE(STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WP0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2(STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27(EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED(EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE:3 PHASE PWM--ISL6312




Gigabyte Technology			
Title			
TABLE LIST			
Size	Document Number	Rev	
B	965P-DS3	3.3	
Date:	星期一, 十二月 18, 2006	Sheet	4 of 35





HA/REQ: 4/14
ADSTB: 4/17





Impedance=50 +- 15% for 4-layer




Gigabyte Technology		
Title		
P4_LGA775-A		
Size	Document Number	Rev
Custom	965P-DS3	3.3
Date:	星期一, 十二月 18, 2006	Sheet 5 of 35






Z60_50*: 阻抗60ohm-->不上,
Z60_50*: 阻抗50ohm-->上62/4




Gigabyte Technology		
P4_LGA775-C		
Title	965P-DS3	
Size B	Document Number	Rev 3.3
Date:	星期一, 十二月 18, 2006	Sheet 7 of 35


PECI: Platform Environment Control Interface




CPU-SK/775/S/15



CPU-SK/775/S/15






CPU-SK/775/S/15



CPU-SK/775/S/15

Gigabyte Technology

Title		P4_LGA775-E,F,G,H	
Size B	Document Number	965P-DS3	Rev 3.3
Date:	星期一, 十二月 18, 2006	Sheet 8	of 35



Gigabyte Technology		
Title GMCH-HOST		
Size B	Document Number 965P-DS3	Rev 3.3
Date: 星期一, 十二月 18, 2006	Sheet 9	of 35

U2C

Pin list for U2C (DDR interface) including SMA, SDO, SDQ, SDQS, SDM, and various control signals like SWEA, SBA0, CS0, DCLK0, MDT0, etc.

DDR_0

RESERVED

LE82P965-C2/BAG1226

DDR INTERFACE

U2D

Pin list for U2D (DDR interface) including SMA, SDO, SDQ, SDQS, SDM, and various control signals like SWEB, SBA0, CS0, DCLK0, MDT0, etc.






DDR_1

RESERVED



LE82P965-C2/BAG1226

U2D


Pin list for U2D (DDR interface) including AV6, SDO, SDQ, SDQS, SDM, and various control signals like SWEB, SBA0, CS0, DCLK0, MDT0, etc.





NB_HEATSINK(12SP2-04F004-71R_12SP2-04F004-72R_12SP2-04F004-73R_12SP2-04F004-74R)



Gigabyte Technology		
Title GMCH-PCI E & DMI		
Size Custom	Document Number 965P-DS3	Rev 3.3
Date: 星期一, 十二月 18, 2006	Sheet 11 of 35	












Gigabyte Technology		
GMCH-INTERNAL VGA		
Size B	Document Number	965P-DS3
Date	Rev	3.3
Date: 星期二, 十二月 18, 2006		Sheet 12 of 35




Gigabyte Technology

Title		
GMCH-GND		
Size	Document Number	Rev
Custom	965P-DS3	3.3
Date:	星期一, 十二月 18, 2006	Sheet 13 of 35







Sigabyte Technology	
Title	
DDR2 CHANNEL A	
Size	Document Number
Customer	965P-DS3
Date	Sheet 15 of 35
Rev 3.3	



Sigabyte Technology	
Title	DDRII CHANNEL B
Size	Document Number
Customer	965P-DS3
Date	Rev 3.3
	Sheet 16 of 35



DDR TERMINATION CHANNEL A

DDRVTT Decouple



DDR18V Decouple




DDRVTT Decouple



DDR TERMINATION CHANNEL B





DDR18V Decouple

DDRVTT Decouple



Gigabyte Technology

Title		
DDRII TERMINATOR		
Size Custom	Document Number	Rev
	965P-DS3	3.3
Date:	星期一, 十二月 18, 2006	Sheet 17 of 35



20,24,34 -PCIE_WAKE

PCIE16:15/4/8/4/15

EXP_A_TXP[0..15] >>> EXP_A_TXP[0..15] 11
 EXP_A_TXN[0..15] >>> EXP_A_TXN[0..15] 11



EXP_A_TXP0	C92	0.1u4/Y5V/16V/Z	EXP_A_TXP0C
EXP_A_TXN0	C93	0.1u4/Y5V/16V/Z	EXP_A_TXN0C
EXP_A_TXP1	C94	0.1u4/Y5V/16V/Z	EXP_A_TXP1C
EXP_A_TXN1	C95	0.1u4/Y5V/16V/Z	EXP_A_TXN1C
EXP_A_TXP2	C96	0.1u4/Y5V/16V/Z	EXP_A_TXP2C
EXP_A_TXN2	C97	0.1u4/Y5V/16V/Z	EXP_A_TXN2C
EXP_A_TXP3	C98	0.1u4/Y5V/16V/Z	EXP_A_TXP3C
EXP_A_TXN3	C99	0.1u4/Y5V/16V/Z	EXP_A_TXN3C
EXP_A_TXP4	C100	0.1u4/Y5V/16V/Z	EXP_A_TXP4C
EXP_A_TXN4	C101	0.1u4/Y5V/16V/Z	EXP_A_TXN4C
EXP_A_TXP5	C102	0.1u4/Y5V/16V/Z	EXP_A_TXP5C
EXP_A_TXN5	C103	0.1u4/Y5V/16V/Z	EXP_A_TXN5C
EXP_A_TXP6	C104	0.1u4/Y5V/16V/Z	EXP_A_TXP6C
EXP_A_TXN6	C105	0.1u4/Y5V/16V/Z	EXP_A_TXN6C
EXP_A_TXP7	C106	0.1u4/Y5V/16V/Z	EXP_A_TXP7C
EXP_A_TXN7	C107	0.1u4/Y5V/16V/Z	EXP_A_TXN7C
EXP_A_TXP8	C108	0.1u4/Y5V/16V/Z	EXP_A_TXP8C
EXP_A_TXN8	C109	0.1u4/Y5V/16V/Z	EXP_A_TXN8C
EXP_A_TXP9	C110	0.1u4/Y5V/16V/Z	EXP_A_TXP9C
EXP_A_TXN9	C111	0.1u4/Y5V/16V/Z	EXP_A_TXN9C
EXP_A_TXP10	C112	0.1u4/Y5V/16V/Z	EXP_A_TXP10C
EXP_A_TXN10	C113	0.1u4/Y5V/16V/Z	EXP_A_TXN10C
EXP_A_TXP11	C114	0.1u4/Y5V/16V/Z	EXP_A_TXP11C
EXP_A_TXN11	C115	0.1u4/Y5V/16V/Z	EXP_A_TXN11C
EXP_A_TXP12	C116	0.1u4/Y5V/16V/Z	EXP_A_TXP12C
EXP_A_TXN12	C117	0.1u4/Y5V/16V/Z	EXP_A_TXN12C
EXP_A_TXP13	C118	0.1u4/Y5V/16V/Z	EXP_A_TXP13C
EXP_A_TXN13	C119	0.1u4/Y5V/16V/Z	EXP_A_TXN13C
EXP_A_TXP14	C120	0.1u4/Y5V/16V/Z	EXP_A_TXP14C
EXP_A_TXN14	C121	0.1u4/Y5V/16V/Z	EXP_A_TXN14C
EXP_A_TXP15	C122	0.1u4/Y5V/16V/Z	EXP_A_TXP15C
EXP_A_TXN15	C123	0.1u4/Y5V/16V/Z	EXP_A_TXN15C

11 SDVO_CLK

11 SDVO_CLDATA

12 EXP_EN_HDR

PCIESLOT-164DN-2 3GIO_*16



PCI-E REV:1.1--> 2.5GHZ

PCE-E X1(單向) BANDWIDTH=2.5GHZ*(8b/10b)=2Gb/s=250MB/s

PCE-E X1(雙向) BANDWIDTH=2.5GHZ*(8b/10b)X2=4Gb/s=500MB/s

PCE-E X16(單向) BANDWIDTH=2.5GHZ*(8b/10b)X16=32Gb/s=4GB/s

PCE-E X16(雙向) BANDWIDTH=2.5GHZ*(8b/10b)X16X2=64Gb/s=8GB/s




PCI-E REV:2.0--> 5GHZ

PCI-E/16X-164P/BU-297C/RIGHT PUSH


Gigabyte Technology

PCI EXPRESS * 16

Title		965P-DS3		Rev	3.3
Size	Document Number	965P-DS3			
Custom					
Date:	星期二, 十二月 18, 2006	Sheet	18	of	35



SB_HEATSIN[12SP2-030010-81R_12SP2-030010-82R_12SP2-030010-83R_12SP2-030010-84R]








Gigabyte Technology

Title: **ICH8-PCI, DMI, LAN, USB**

Size B	Document Number	965P-DS3	Rev
			3.3


Date: 星期三, 十二月 18, 2006 Sheet 19 of 35






The ICH8 integrated GbE LAN test mode is activated any time the ICH8 GPIO39 signal is not at a low logic level.

Workaround
Under investigation. Possible workaround is to use a weak pulldown resistor on GPIO39 to ensure signal is always low



Gigabyte Technology		
ICH6- SATA, FAN CTRL		
Size Custom	Document Number	Rev
	965P-DS3	3.3
Date:	星期一, 十二月 18, 2006	Sheet 21 of 35



SIGNAL_NAME	NO LAN
VccCL1_05	de-CAP
VccCL3_3	Vcc3_3
VccCL1_5	de-CAP
VccGLAN1_5	Vcc1_5
VccGLAN3_3	Vcc3_3
VccGLANPLL	Vcc1_5
VccLAN1_05	N/A
VccLAN3_3	VCC3_3
LAN100_SLP	TO VccRTC
INTVRMEN	TO VccRTC
LAN_RST#	Tie to Vbs

50 歐姆: [18/4/10/4/18]



50 歐姆: [18/4/10/4/18]

50 歐姆: [18/4/10/4/18]


50 歐姆: [4/10]

50 歐姆: [4/10]

50 歐姆: [4/10]



GSEL=1,96Mhz from 14/15,SATACLK from 17/18
 GSEL=0,SATACLK from 14/15,PCIECLK from 17/18



- 25MCLK_LAN C1334 10p/4/NPO/50V/J/X
- 25MCLK_IDE C1393 10p/4/NPO/50V/J/X
- ICHCLK14 C1291 10p/4/NPO/50V/J/X
- PCLK0 C214 10p/4/NPO/50V/J/X
- PCLK1 C215 10p/4/NPO/50V/J/X
- ICH33 C216 10p/4/NPO/50V/J/X
- LPC33 C218 10p/4/NPO/50V/J/X
- USBCLK48 C219 10p/4/NPO/50V/J/X
- LPCCCLK48 C220 10p/4/NPO/50V/J/X
- PCLK2 C1298 10p/4/NPO/50V/J/X
- CPUCLK C1396 10p/4/NPO/50V/J
- CPUCLK C1397 10p/4/NPO/50V/J
- MCHCLK C1398 10p/4/NPO/50V/J/X
- MCHCLK C1399 10p/4/NPO/50V/J/X
- SRCCLK_3GIO C1400 10p/4/NPO/50V/J
- SRCCLK_3GIO C1401 10p/4/NPO/50V/J

Gigabyte Technology

CK505 CLK GEN








965P-DS3

Title: CK505 CLK GEN

Size: Custom Document Number: 965P-DS3 Rev: 3.3

Date: 星期一, 十二月 18, 2006 Sheet: 23 of 35

PCI1,2 SLOT




Gigabyte Technology

Title: **PCI SLOT 1, 2/PCIEX1**

Size: Custom | Document Number: **965P-DS3** | Rev: **3.3**

Date: 星期二, 十二月 18, 2006 | Sheet: 24 of 35

IT8712F LPC I/O




SOUT2	1	VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V
SOUT2	0	VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V
DTR2-	1	Open Drain pin: Driving 軟弱
DTR2-	0	Push-pull Pin : Driving 軟弱
RTS2-	1	CPU FAN 100%
RTS2-	0	CPU FAN 50%

CLOSE PIN2

BC252 1u/6/Y5V/10V/Z

**JP7 : HIGH DUAL BIOS ENABLE
LOW DUAL BIOS DISABLE**

如果BSEL0/1 直接拉TO N/B, R1768/R1769 不上



FOR REV:BX/CX


FOR ITE8718

30	PWM_VID1	1	2	<< IO_VID1
30	PWM_VID3	3	4	<< IO_VID3
30	PWM_VID2	5	6	<< IO_VID2
30	PWM_VID0	7	8	<< IO_VID0
30	PWM_VID4	DR71	0/4/SHT/X	<< IO_VID4
30	PWM_VID5	DR72	0/4/SHT/X	<< IO_VID5


SOUT2	1	VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V
SOUT2	0	VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V

1.2V or 3.3V tolerance select.
1.2V OUTPUT 接 VTT_GMCH
3.3V OUTPUT 接 3.3V
LPCPD# = VIDVCC

VCC3 <- R1946 0/4/SHT/X <- VIDVCC
VTT_GMCH <- R1947 0/4/X
VTT_GMCH/VCC3/VIDVCC 請走 20~30




COMA




COM RI



REV:0.1 驗證




EXTERNAL COMB





PLACE NEAR VGA_COM CONNECTOR




LPT PORT



DYNAMIC CURRENT OC




-PROHOT




Gigabyte Technology		
Title		
COM & LPT PORT		
Size	Document Number	Rev
Custom	965P-DS3	3.3
Date:	星期一 十二月 18, 2006	Sheet 26 of 35

TEMP H/W MONITOR





CASE OPEN





Case Open Circuits

VOLTAGE-- H/W MONITOR






KB/MS




BOOT DEVICE	GNT0	CS1
SPI	0	X
PCI	1	0
FWH	1	1

SST25VF080B-50-4C-S2AF/S[10HP4-112580-11R_10HP4-172580-01R_10HP4-152580-11R] MXIC (4K) / SST (4K)










Gigabyte Technology

Title		
BIOS/HW-MONITOR/CI/KB/MS		
Size	Document Number	Rev
Custom	965P-DS3	3.3
Date:	星期二, 十二月 18, 2006	Sheet 27 of 35





Gigabyte Technology


Title		
AC97 ALC658		
Size Custom	Document Number	Rev
	965P-DS3	3.3
Date:	星期一, 十二月 18, 2006	Sheet 28 of 35




3RP/26P/OR,BK,GY,BU,GE,PK/RA/D/1/B
VISTA規範:REAR-->BLK,CEN/SUB-->ORG




LINE-OUT




LINE-IN




MIC-IN




SURROUND




CEN/LFE



SURR BACK



AZALIA FRONT PANEL















Gigabyte Technology		
AUDIO JACK		
965P-DS3		
Title	Document Number	Rev
Size Custom		3.3
Date: 星期一, 十二月 18, 2006	Sheet 29	of 35

MOSFET SOLDER SIDE
需加 ICT TEMP.

$$V_{in} \text{ Ripple current} = (I_{max}/n) * \sqrt{n * D * (1 - n * D)}$$

n:6 phase , D=Vout/Vin







MEMORY VOLTAGE




	OV1	OV2	OV3
1.8V	X	X	X
1.9V	L	X	X
2.0V	X	L	X
2.1V	L	L	X
2.2V	X	X	L
2.3V	L	X	L
2.4V	X	L	L
2.5V	L	L	L

REV:1.0





F8B



	VTT_GMCH_OV1	VTT_GMCH_OV2
1.2V	X	X
1.3V	L	X
1.4V	X	L
1.5V	L	L



ATX POWER CONNECTOR




















HOLE_3-2--->有鉛



Gigabyte Technology


Title			ATX POWER CONNECTOR		
Size		Document Number		Rev	
		965P-DS3		3.3	
Date:	星期二, 十二月 18, 2006	Sheet	32	of	35

3.3V to 1.8V Voltage Regulator



PCIE-1G LAN


- # Layout Check 注意事項
1. L1 Pin65 需下內層GND, 打 12 VIA
 2. 3VDUAL, VCC3, VDD15_L, AVDD25_L 至少走20mil寬, 並且電容擺設每兩pin至少放一顆Bypass Cap.
 3. X'TAL 25MHz 兩訊號線, TRACE 愈短愈好, 線寬12mil
 4. MDI正負0~3, TRACE 8:7:8, 每對之間保持 40mil



100歐母: [20/5/7/5/20]


50歐母: [18/4/10/4/18]

USB_LAN CONNECTOR




90歐母: [15/4.5/7.5/4.5/15]




3VDUAL



2.5V




1.2V



Gigabyte Technology		
Title	MARVELL 88E8001	
Size Custom	Document Number	Rev
	965P-DS3	3.3
Date:	星期二, 十二月 18, 2006	Sheet 34 of 35


FRONT USB1

- 19 +USBP0 <-> +USBP0
- 19 -USBP0 <-> -USBP0
- 19 +USBP1 <-> +USBP1
- 19 -USBP1 <-> -USBP1




FRONT USB2

- 19 +USBP2 <-> +USBP2
- 19 -USBP2 <-> -USBP2
- 19 +USBP3 <-> +USBP3
- 19 -USBP3 <-> -USBP3




FRONT USB3


- 19 -USBP9 <-> -USBP9
- 19 +USBP9 <-> +USBP9
- 19 -USBP8 <-> -USBP8
- 19 +USBP8 <-> +USBP8




FRONT USB OC1




USB POWER




FLOPPY



SATA LED



INTEL FRONT PANEL



Gigabyte Technology

Title			FP,F_USB,USB PWR,FDD,BZ		
Size			965P-DS3		
Custom	Document Number				Rev
					3.3
Date:	星期二, 十二月 18, 2006	Sheet	35	of	35