

Revision:1.0

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	PROCESSOR HT INTERFACE
05	PROCESSOR DDR2 INTERFACE
06	PROCESSOR CONTROL & DEBUG
07	PROCESSOR POWER & GND
08	DIMM 1,2
09	DIMM 3,4
10	DIMM TERMINATION
11	MCP61-CPU
12	MCP61-PCI_EXPRESS
13	MCP61-DAC, RGMII
14	MCP61-PCI
15	MCP61-SATA, IDE
16	MCP61-USB, HD-Audio, GPIO
17	MCP61-Power, Gnd
18	PCI EXPRESS x16, x1 SLOT
19	PCI 1,2,3 SLOT
20	PCI 4 SLOT
21	Realtek 8211SC GIGA LAN
22	H/W MONITOR & FAN CONTROL
23	IDE/FDD/COM/LPT/KB/MS
24	F_USB/ R_USB
25	ALC883 HD-AUDIO


[illegible]

P-Code: U96058-0

Circuit or PCB layout change for next version

GIGABYTE				
Title BOM & PCB MODIFY HISTORY				
Size Custom	Document Number	GA-M52L-S3		Rev 1.0
Date:	Thursday, August 23, 2007	Sheet	2 of 31	



BLOCK DIAGRAM



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] <11>
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] <11>
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] <11>
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] <11>
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] <11>
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] <11>
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] <11>
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] <11>

CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B




GIGABYTE

Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	4 of 31

M2CPUB









M2CPUC





GIGABYTE


CPU DDRII MEMORY			
File	Document Number		
Size	GA-M52L-S3		
Custom	Rev 1.0		
Date:	Thursday, August 23, 2007	Sheet	5 of 31














<19,20> AD[0..31] <->

U1D

MCP61 4 of 8

AD0 D14
AD1 E14
AD2 A13
AD3 C14
AD4 A14
AD5 B14
AD6 C15
AD7 J16
AD8 G16
AD9 F16
AD10 E16
AD11 B15
AD12 D16
AD13 C16
AD14 C17
AD15 C17
AD16 J19
AD17 J20
AD18 H20
AD19 G20
AD20 E20
AD21 E20
AD22 B18
AD23 C19
AD24 D20
AD25 C20
AD26 D21
AD27 C21
AD28 B21
AD29 H22
AD30 G22
AD31 E22

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

PCI_REQ0*
PCI_REQ1*
PCI_REQ2/GPIO40/RS232_DSR*
PCI_REQ3/GPIO38/RS232_CTS*
PCI_REQ4/GPIO52/RS232_SIN*

G12 -REQ0 <-> REQ0 <19>
A10 -REQ1 <-> REQ1 <19>
C11 -REQ2 <-> REQ2 <19>
H14 -REQ3 <-> REQ3 <19>
D13 -REQ4 <-> REQ4 <20>

PCI_GNT0*
PCI_GNT1*
PCI_GNT2/GPIO41/RS232_DTR*
PCI_GNT3/GPIO39/RS232_RTS*
PCI_GNT4/GPIO53/RS232_SOUT*

A9 -GNT0 <-> GNT0 <19>
C10 -GNT1 <-> GNT1 <19>
B10 -GNT2 <-> GNT2 <19>
J14 -GNT3 <-> GNT3 <19>
C12 -GNT4 <-> GNT4 <20>

PCI_INTW*
PCI_INTX*
PCI_INTY*
PCI_INTZ*

C22 -INTA <-> INTA <19,20>
D22 -INTB <-> INTB <19,20>
A22 -INTC <-> INTC <19,20>
A21 -INTD <-> INTD <19,20>

PCI_CLK0
PCI_CLK1
PCI_CLK2
PCI_CLK3
PCI_CLK4

B13 PCLK0 R67 22/4 PCICLK1 <-> PCICLK1 <19>
F14 PCLK1 R69 22/4 PCICLK2 <-> PCICLK2 <19>
D12 PCLK2 R36 22/4 PCICLK5 <-> PCICLK5 <20>
E12 PCLK3 R33 22/4 PCICLK4 <-> PCICLK4 <19>
H12 PCLK4 R227 22/4 PCICLK4 <-> PCICLK4 <19>

PCI_CLKIN

J12 PCICLK_FB

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

G10 LAD0 <-> LAD[0..3] <29>
F10 LAD1
D10 LAD2
E10 LAD3

LPC_PWRDWN#/GPIO54/EXT_NMI*
LPC_FRAME*
LPC_DRQ0/GPIO50*
LPC_DRQ1/GPIO15/FANRPM1*
LPC_SERIRQ

C8 -LFRAME <-> LFRAME <29>
H10 -LDRQ0 <-> LDRQ0 <29>
C9 -LDRQ1 <-> LDRQ1 <29>
B9 -SERIRQ <-> SERIRQ <29>
J10 SERIRQ <-> SERIRQ <29>

<19,20> -C_BE0 <-> C_BE0 H16
<19,20> -C_BE1 <-> C_BE1 B17
<19,20> -C_BE2 <-> C_BE2 A18
<19,20> -C_BE3 <-> C_BE3 B19

PCI_CBE0*
PCI_CBE1*
PCI_CBE2*
PCI_CBE3*

<19,20> -FRAME <-> FRAME C18
<19,20> -IRDY <-> IRDY A17
<19,20> -TRDY <-> TRDY D18
<19,20> -STOP <-> STOP F18
<19,20> -DEVSEL <-> DEVSEL E18
<19,20> PAR <-> PAR J18
<19,20> -PERR <-> PERR G18
<19,20> -SERR <-> SERR H18
<19,20> -PCIPME <-> PCIPME E22

PCI_FRAME*
PCI_IRDY*
PCI_TRDY*
PCI_STOP*
PCI_DEVSEL*
PCI_PAR
PCI_PERR/GPIO43/RS232_DCD*
PCI_SERR*
PCI_PME/GPIO30*

<19,20> -PPCIRST <-> PPCIRST R79 33/4 C13

PCI_RESET0*

G14

PCI_RESET1*

B11

PCI_RESET2*

<22> -IDERST <-> IDERST R82 33/4 F12

PCI_RESET3*

<29> -LPCRST <-> LPCRST R83 33/4 D9

LPC_RESET*

NFS20LE-A3/S

LPC_CLK0

E8 R84 33/4 LPC33 <-> LPC33 <29>

LPC_CLK1

D8

-GNT4 R200 8.2K/4 VCC3
-REQ4 R81 8.2K/4 VCC3
SERIRQ R75 8.2K/4/X VCC3 nVidia comment
-LDRQ0 R77 8.2K/4/X VCC3 nVidia comment
-PCIPME R78 8.2K/4 3VDUAL

PCICLK1 C74 10P/4/N/50V/X
PCICLK2 C75 10P/4/N/50V/X
PCICLK4 C86 10P/4/N/50V/X
PCICLK5 C89 10P/4/N/50V/X
LPC33 C84 10P/4/NPO/50V/X
PCICLK_FB BC217 10P/4/N/50V/X EMI

<16,24> ACZ_SDOUT <-> ACZ_SDOUT R241 15K/4/X VCC3
-LFRAME R41 1K/4 VCC3 nVidia comment
-LFRAME R40 1K/4 VCC3 nVidia comment




BIOS STRAP:


ACZ_SDOUT
-LFRAME
00 = LPC BIOS
01 = PCI BIOS
10 = SPI BIOS(Default)
11 = RESERVED


0.1 use LPC BIOS, 0.2
change to SPI BIOS



GIGABYTE

Title			
MCP61D-PCI BUS			
Size	Document Number	Rev	1.0
Custom	GA-M52L-S3		
Date:	Thursday, August 23, 2007	Sheet	14 of 31












GIGABYTE			
Title			
PCI SLOT 1,2,3			
Size			
Custom	Document Number	GA-M52L-S3	Rev 1.0
Date:	Thursday, August 23, 2007	Sheet	19 of 31


Hardware Monitor circuits



SYSTEM FAN







CPU FAN












GIGABYTE

Title			
FAN/HWMO			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	21 of 31










F_USB3




1012 EMI






GIGABYTE			
Title			
USB PORT			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Sheet	23	of 31



GIGABYTE			
Title		AC97 ALC658	
Size	Document Number	GA-M52L-S3	
Custom		Rev 1.0	
Date:	Thursday, August 23, 2007	Sheet	24 of 31




CD IN




A3RJ13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ*15F/[11NR6-403004-11]

A3RJ13P/OBG/[11NR6-403006-71]
3RJ*15F/[11NR6-403004-31]

LINE OUT FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE







SURR BACK



GIGABYTE

Title			
AUDIO JACK			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Thursday, August 23, 2007	Sheet	25 of 31



ATX POWER CONNECTOR




For Seasonic PSU
can't boot issue


Close to ATX PSU
connector


5VSB
R87
300/6/X








GIGABYTE			
Title			
Misc. PWR & ATX CONN			
Size	Document Number	Rev	
Custom	GA-M52L-S3	1.0	
Date:	Sheet	27	of 31












MDIO nvidia recommend pull-up to 3VDUAL



RTL8139C+ should configure to MDux = 0, MLink=1
MDupActiveState = 0 MLinkActiveState = 1



RTSET PIN PULL DOWN
RTL8201BL: 5.9K/6/1
RTL8201CL: 2.9K/6/1

Close to RTL8201
49.9/4/1

LR8 LR9

LR18 2K/4/1

LC1 0.1u4/Y5V/16V/Z

LR14 1K/4




LR19 1K/4

Enable: N-way, Full duplex, 100Mbps, Link
Down Power Saving
Disable: Isolate, Repeater Mode

LRN2 1K/8P4R/6

LR24 1K/4

3VDUAL



GIGABYTE			
Title			
RTL 8201CL			
Size			
Custom			
GA-M52L-S3			
Date: Thursday, August 23, 2007			
Sheet 31 of 31			
Rev 1.0			