

# GIGABYTE XP-K8U-X Schematics

**REV:1.0**

**DATE: 94/04/04**

SHEET	TITLE
1	COVER SHEET
2	BOM & PCB MODIFY HISTORY
3	BLOCK DIAGRAM
4,5,6,7	AMD K8 CLAWHAMMER
8 ~ 13	ULI M1689 SINGLE CHIP
14	CLOCK GENERATOR
15,16,17	DDR SDRAM DIMMS 1,2,3 & DDR Termination
18	AGP SLOT
19,20	PCI SLOT 1,2,3,4,5
21	IDE , FRONT USB , SATA
22	SMSC LPC I/O
23	BIOS & FDD
24	AUDIO AC97
25	AUDIO JACK & GAMEPORT
26	COM,PRT,KB/MS
27	RTL8100C & USB CONNECTOR
28	VCORE ( PWM ISL6568CR )
29	FRONT PANEL
30	VCC12,VCC18,VCC25,VDDQ
31	ATX, DC POWER
32	DDR POWER(5VDUAL,3VDUAL,25VSTR,VTTDDR)
33	POWER SEQUENCE
34	R_USB , RESET
35	H/W SETTING

SHEET	TITLE


COMPONENT SIDE (0.5 oz. Copper)		
VCC SIDE (1 oz. Copper)		
GND SIDE (1 oz. Copper)		
SOLDER SIDE (0.5 oz. Copper)		
<b>AXPER</b>		
COVER SHEET		
Size Custom	Document Number	Rev 1.0
XP-K8U-X		
Date: Thursday, July 21, 2005	Sheet 1	of 36










# XP-K8U-X BLOCK DIAGRAM


## System Block Diagram




# Clawhammer HT Interface




AXPER	
Title	
Size Custom Document Number	
X	K8 SOCKET 754-1
Rev 1.0	XP-K8U-X
Date: Wednesday, May 11, 2005	Sheet 5 of 36




Place a cap every 0.5 in. on VTTDDR traces between CPU and DDR.




Locate close to CPU socket




CPUVREF




AXPER	
Title	
Size Custom Document Number	
XP-K8U-X	Rev 1.0
Date: Wednesday, May 11, 2005	Sheet 6 of 36







**AXPER**  
**K8 SOCKET 754-4**  
 Title  
 Size Custom Document Number Rev 1.0  
 Date: Wednesday, May 11, 2005 Sheet 8 of 36












### GND SINGLE USE TRACE TO SYS GND PLACE


**CLOSE M1689**














LAYOUT: Place 39pF EMI cap on two sides of M1689 1.8V\_SYS power pins.





LAYOUT: Topside bypass caps. Place around BGA.






LANCLK	C135	10P/4/N/50V
FWH33	C136	10P/4/N/50V
PCICLK_F	C138	10P/4/N/50V/X
PCICLK0	C139	10P/4/N/50V
PCICLK1	C140	10P/4/N/50V/X
PCICLK2	C141	10P/4/N/50V
PCICLK3	C142	10P/4/N/50V/X
PCICLK4	C143	10P/4/N/50V
LPC33	C144	10P/4/N/50V
HTTCLK	C145	10P/4/N/50V
USBCLK	C146	10P/4/N/50V
CPUCLK0_H	C147	10P/4/N/50V/X
CPUCLK0_L	C150	10P/4/N/50V/X




** FS3	* FS2	* FS1	* FS0	CPU	HTT	PCI	
				MHz	MHz	MHz	
0	0	0	0	100.90	67.27	33.63	
0	0	0	1	133.90	66.95	33.48	
0	0	1	0	168.00	67.20	33.60	
0	0	1	1	202.00	67.33	33.67	
0	1	0	0	100.20	66.80	33.40	
0	1	0	1	133.50	66.75	33.38	
0	1	1	0	166.70	66.68	33.34	
0	1	1	1	200.40	66.80	33.40	Default
1	0	0	0	150.00	60.00	30.00	
1	0	0	1	180.00	60.00	30.00	
1	0	1	0	210.00	70.00	35.00	
1	0	1	1	240.00	60.00	30.00	
1	1	0	0	270.00	67.50	33.75	
1	1	0	1	233.33	66.67	33.33	
1	1	1	0	266.67	66.67	33.33	
1	1	1	1	300.00	75.00	37.50	


Internal PH *		
24_48_sel	Pin 28	
0	48MHz	
1 *	24MHz	(Default)


Internal PH *						
MODE_A	MODE_B	Pin 6	Pin 7	Pin 8	Pin 11	
0	0	HTTCLK0	HTTCLK1	HTTCLK2	PCICLK10	(Default)
0	1	MODE_A (Input Only)	HTTCLK1	HTTCLK2	HTTCLK3	
1	0	PCICLK7	PCICLK8	PCICLK9	PCICLK10	
1 *	1 *	MODE_A (Input Only)	PCICLK8	PCICLK9	PCICLK10	




MODEC only for RTM360-803











# PCI SLOT 1,2,3

AD[0..31] → AD[0..31] (10,20,27)





**AXPER**


Title **PCI SLOT 1,2,3**


Size Custom Document Number **XP-K8U-X**

Rev 1.0 Date: Wednesday, May 11, 2005 Sheet 19 of 36















## Filter Cap design:






## Arrangement of Jack detection Pin:

Pin-45(JD0)	Pin-17(JD1)	Pin-16(JD2)	Pin-40(JD3)	Pin-31(JD4)	Pin-13(JD5)
ALC655 for MIC-IN	for FRONT-OUT	for LINE-IN			
ALC658 for MIC-IN	for UAJ1	for UAJ2	for FRONT-OUT External pull high is needed	for LINE-IN External pull high is needed	
ALC850 for MIC-IN	for Front Panel OUT	for Front Panel IN	for FRONT-OUT	for LINE-IN	for SurrBack Out





**COM A,B****WAKE UP****WAKE ON LAN****KBC/PS2****LPT**

(22) PD[0..7] ← PD[0..7]


**AXPER**

Title: COM,PRT,KB/MS,IR







	ATXGPO4	ATXGPO5
5%	HI	LO
7.5%	LO	HI
10%	LO	LO
Default	HI	HI



	No CPU	S0	S1	S3	S4/S5
MPD+	H	H	Blink		
MPD-	L	L	L	H	H
Led	Green				Ogange/reverse




## POWER FAN



**AXPER**

**FRONT PANEL**





Title		Size Custom		Document Number		Rev	
Date:	Wednesday, May 11, 2005	Sheet	29	of	36	1	1.0





AXPER		
Title		
Size	Document Number	Rev
Custom	XP-K8U-X	1.0
Date:	Wednesday, May 11, 2005	Sheet 30 of 36

# ATX CONN, DC POWER

## ATX POWER CONNECTOR




## ATX-12V CONNECTOR



LAYOUT: Located near PS/2 ports and connects all I/O port CGND's

### 1.25V VTT\_DDR LINEAR SOLUTION



### GPIO13, GPIO14, GPIO15 RESUME WELL




DEFAULT HIGH


	OVDDR27V	OVDDR26V	GPIO1	V_SET0	V_SET1
2.5V	HIGH	HIGH	HIGH	0V	0V
2.6V	LOW	HIGH	HIGH	0V	2.5V
2.7V	LOW	LOW	HIGH	0V	5V

### OVDDR267, OVDDR27V RESUME WELL



DEFAULT HIGH

	OVDDR27V	OVDDR26V
2.5V	HIGH	HIGH
2.6V	LOW	HIGH
2.7V	LOW	LOW






## REAR USBX2



## NEAR R\_USB CONNECTOR




**AXPER**

Title		Rev
Custom	Document Number	1.0
	XP-K8U-X	
Date: Wednesday, May 11, 2005	Sheet	34 of 36

# HW SETTING

The HW setting fixed for MP , remove the unuse resistor footprint



H:8.2K L:1K		
	L	
<b>R388</b> SUSLED	(Default)	L Normal Operation Mode
	H	Enable J2K Test Mode to select external J2K clock source from J2K Clock Test input pin ACMPWR
<b>R383</b> SPKR	(Default)	L Normal Operation Mode
	H	Enable Debug Mode to route requests of internal high-speed PCI devices externally and replace requests from PCI slots
<b>R384</b> RUNGPIO0	L	33MHz reference input for HTT PHY PLL
	H	66MHz reference input for HTT PHY PLL
<b>R387</b> GPO12	L	Enable Simulation Mode to reduce reset active duration for pattern simulation
	H	Normal Operation Mode
<b>R391</b> GPO13	L	Enable Tester Mode to bypass PLL clock and select the external clock source from input pad PCICLK
	H	Normal Operation Mode
<b>R395</b> RUNGPIO3	L	External PCI bus type select to BUS0
	H	External PCI bus type select to BUSN

H:8.2K L:1K		
	L	L
<b>R398</b> ACSYNC	<b>R401</b> SDOUT	On chip core PLL output clock setting 33MHz
		66MHz
		133MHz (Default)
		33MHz
<b>R396</b> RSMGPIO1	<b>R392</b> ACPI_S3	HTT Unit ID of on-chip host bridge is assigned as 0 (Default)
		HTT Unit ID of on-chip host bridge is assigned as 2
		HTT Unit ID of on-chip host bridge is assigned as 3
		HTT Unit ID of on-chip host bridge is assigned as 4
<b>RSMGPIO2</b>	Look page 11	

