




BLOCK DIAGRAM




Voltage Rails


Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
VHCORE	Core voltage for Processor	GME_PWRGD
VTT	1.05V rail for Processor I/O	RUNPWROK
+V1.35S_MCH	1.35V For 855GME Core(off in S3-S5)	RUNPWROK
SMDDDR_VTERM	1.25V DDR Termination voltage(off in S4-S5)	+5VRUN
+1_5VSUS	1.5V power rail (off in S4-S5)	+5VSUS
+1_5VRUN	1.5V switched power rail(off in S3-S5)	RUN_ON
+1_8VRUN	1.8V switched power rail (off in S3-S5)	+1_5VRUN
+2_5VSUS	2.5V power rail for DDR(off in S4-S5)	+5VSUS
+3VALW	3.3V always on power rail	PWR_SRC
+3VSUS	3.3V power rail (off in S4-S5)	SUS_ON
+3VRUN	3.3V switched power rail(off in S3-S5)	RUN_ON
+5VALW	5.0V always on power rail	PWR_SRC
+5VSUS	5.0V power rail (off in S4-S5)	SUS_ON
+5VRUN	5.0V switched power rail(off in S3-S5)	RUN_ON


POWER STATES



SIGNAL STATE	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALWAYS	+V*SUS	+V*RUN	Clocks
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1M(Power On Suspend)	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 / Soft OFF	LOW	LOW	LOW	ON	OFF	OFF	OFF

*Note : WHEN AC MODE , System turn on then +V*SUS will always keep high*














HOST


HUB I/F















Main Clock Generator

(3 OPTIONS)
1: (ICS)
2: (Cypress)
3: (Hitachi)




Layout note: Place capacitors between and near DDR connector if possible.





FULL UP PAGE 9

SDM[0..7] 14,15


SM_DQS[0..7] 14,15




SODIMM_0




DDR-SODIMM SOCKET(H=6.5mm) STR
N13-200060-F02
DDR_SODIMM_STD











DDR-SODIMM SOCKET (H=6.5MM) REV
N13-2000050-F02
DDR_SODIMM_RVS

SODIMM_1















































Layout note: Place capacitors
between and near DDR if
possible.








SMDRR_VTERM




SMDRR_VTERM



































MINI PCI SOCKET










MDC Connector














Av	GAIN0	GAIN1	SE/BTL#
6dB	0	0	0
10dB	0	1	0
15.6dB	1	0	0
21.6dB	1	1	0
4.3dB	X	X	1







Current Limit at 2 Amp




DC_IN+



4S2P: Charge current set 3 Amp

4S1P: Charge current set 1.5 Amp



	ENCHG-1P	PRE_CHG	ENCHG	
Pre-charge	0	1	1	Pre-charge
Fast charge	0	0	1	4S2P
Fast charge	1	0	1	4S1P
STOP CHARGE	0	0	0	STOP CHARGE





V I D						Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V
0	1	0	1	1	1	1.340
0	1	1	0	0	0	1.324
0	1	1	0	1	0	1.292
0	1	1	1	0	0	1.260
0	1	1	1	0	1	1.244
0	1	1	1	1	1	1.212
1	0	0	0	0	1	1.180
1	0	0	0	1	1	1.148
1	0	0	1	1	0	1.100
1	0	1	0	0	1	1.052
1	0	1	0	1	1	1.020
1	0	1	1	1	0	0.972
1	1	0	0	0	0	0.940

