


MS-1682 VER : 0B

- 01_BLOCK DIAGRAM
- 02_PLATFORM
- 03_PENRYN-1 (HOST BUS)
- 04_PENRYN-2 (POWER/GND)
- 05_M672DX-1 (HOST BUS & PCIE)
- 06_M672DX-2 (MutIO)
- 07_M672DX-3 (DDR2)
- 08_M672DX-4 (POWER)
- 09_M672DX-5 (VSS)
- 10_DDR2 SODIMM 0
- 11_DDR2 SODIMM 1
- 12_DDR2 TERMINATION
- 13_M92M-host-lvds
- 14_M92M-IO
- 15_M92M-power
- 16_M92M-power-straps
- 17_M92M_MEM_Interface
- 18_M92M_DDR2_A0
- 19_M92M_DDR2_A1
- 20_CRT & LVDS CONN
- 21_CLOCK GEN & Dimm BUF
- 22_SIS968-1 (PCI/IDE/SPI/MutIO)
- 23_SIS968-2 (USB/SATA)
- 24_SIS968-3 (CPU/HD/PCIE/GPIO)
- 25_SIS968-4 (POWER/GND)
- 26_USBX2&Camera&MDC&BT CONN
- 27_HDD & ODD CONN & NEW CARD
- 28_RTSS158E_CARD READER
- 29_PHY LAN (RTL8201CL)
- 30_MINI_PCIECARD & LED & SW
- 31_AUDIO(ALC662) / AMP(APA2031)
- 32_SPK & HP & MIC
- 33_KBC/EC/uP (ENE3925)
- 34_PWRGD & FAN & C3/C4
- 35_Battery select
- 36_Battery Charger
- 37_M_System Power
- 38_M_1_8V & SMDRR_VTERM & 1_5V
- 39_M_1_2V & VTT power
- 40_VGA power
- 41_CPU power
- 42_Screw
- 43_EMI
- 44_Power Sequence-1
- 45_Power Sequence-2
- 46_Power Sequence_3
- 47_Launch Board
- 48_TP Board
- 49_USBx2 & RJ45 & RJ11 Board



MSI CORPORATION			
File:	BLOCK DIAGRAM		
Size:	Custom	Document Number:	Rev 0A
Date:	Wednesday, January 21, 2009	Sheet:	1 of 51

Voltage Rails


Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
V_CORE	Core Voltage for Processor	VR_ON
+VTT	1.05 rail for Processor & SIS968 GTL IO	+1_5VM_PG
+1_5VRUN	1.5V switched power rail(off in S3-S5)	+5VRUN
+1_2VRUN	1.2V power rail SISM672FX Analog (off in S3-S5)	RUND (RUN_ON)
+3VRUN	3.3V switched power rail(off in S3-S5)	RUND (RUN_ON)
+5VRUN	5.0V switched power rail(off in S3-S5)	RUND (RUN_ON)
SMDDR_VTERM	0.9V DDR Termination voltage (off in S4-S5)	RUN_ON
+1_8VDIMM	1.8V power rail DDRII (off in S4-S5)	DIMM_ON
+1_8VRUN	1.8V power for SIS968 MuTIOL IO and core logic (off in S3-S5)	RUND (RUN_ON)
+1_8VSUS	1.8V power rail for SB core logic (off in S4-S5)	SUS_ON
+3VSUS	3.3V power rail (off in S4-S5)	SUS_ON
+5VSUS	5.0V power rail (off in S4-S5)	SUS_ON
+3VALW	3.3V always on power rail	PWR_SRC
+5VALW	5.0V always on power rail	PWR_SRC
+V5_AUDIO	5.0V Power rail Audio codec(off in S3-S5)	RUND
+1_2VSUS	1.2V power rail SISM672FX Digital (off in S4-S5)	SUS_ON

POWER STATES

STATE \ SIGNAL	SLP_S3#	SLP_S5#	+V*ALWAYS	+V*SUS	+V*RUN	Clocks	+1_8VDIMM
Full ON	HIGH	HIGH	ON	ON	ON	ON	ON
S1(Power On Suspend)	HIGH	HIGH	ON	ON	ON	LOW	ON
S3(Suspend to RAM)	LOW	HIGH	ON	ON	OFF	OFF	ON
S4(Suspend to Disk)	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 / Soft OFF	LOW	LOW	ON	OFF	OFF	OFF	OFF







Note : WHEN AC MODE , System turn on then +V*SUS will always keep high


MSI CORPORATION			
Title			
PLATFORM			
Size	Document Number		Rev
Custom	MS-1682		0A
Date	Wednesday, January 21, 2009		Sheet 2 of 51










MSI CORPORATION			
File: PENRYN-1 (HOST BUS)			
Size: Custom	Document Number: MS-1682	Rev: 0A	
Date: Wednesday, January 21, 2009	Sheet: 3 of 51		

U25D		
A0	VSS001	VSS002
A1	VSS002	VSS003
A11	VSS003	VSS004
A14	VSS004	VSS005
A16	VSS005	VSS006
A19	VSS006	VSS007
A21	VSS007	VSS008
AE2	VSS008	VSS009
BA	VSS009	VSS010
B8	VSS010	VSS011
B11	VSS011	VSS012
B13	VSS012	VSS013
B16	VSS013	VSS014
B19	VSS014	VSS015
B21	VSS015	VSS016
B24	VSS016	VSS017
C0	VSS017	VSS018
C14	VSS018	VSS019
C16	VSS019	VSS020
C19	VSS020	VSS021
C2	VSS021	VSS022
C22	VSS022	VSS023
C26	VSS023	VSS024
C3	VSS024	VSS025
C4	VSS025	VSS026
D4	VSS026	VSS027
D8	VSS027	VSS028
D11	VSS028	VSS029
D13	VSS029	VSS030
D16	VSS030	VSS031
D19	VSS031	VSS032
D20	VSS032	VSS033
D21	VSS033	VSS034
D24	VSS034	VSS035
E0	VSS035	VSS036
E6	VSS036	VSS037
E11	VSS037	VSS038
E14	VSS038	VSS039
E16	VSS039	VSS040
E19	VSS040	VSS041
E21	VSS041	VSS042
E24	VSS042	VSS043
F0	VSS043	VSS044
F8	VSS044	VSS045
F11	VSS045	VSS046
F13	VSS046	VSS047
F16	VSS047	VSS048
F19	VSS048	VSS049
F2	VSS049	VSS050
F22	VSS050	VSS051
F26	VSS051	VSS052
G4	VSS052	VSS053
G1	VSS053	VSS054
G23	VSS054	VSS055
G26	VSS055	VSS056
H0	VSS056	VSS057
H6	VSS057	VSS058
H21	VSS058	VSS059
H24	VSS059	VSS060
J0	VSS060	VSS061
J2	VSS061	VSS062
J26	VSS062	VSS063
K1	VSS063	VSS064
K4	VSS064	VSS065
K6	VSS065	VSS066
K20	VSS066	VSS067
L0	VSS067	VSS068
L6	VSS068	VSS069
L21	VSS069	VSS070
L24	VSS070	VSS071
M2	VSS071	VSS072
M5	VSS072	VSS073
M22	VSS073	VSS074
M26	VSS074	VSS075
N0	VSS075	VSS076
N4	VSS076	VSS077
N6	VSS077	VSS078
N21	VSS078	VSS079
N24	VSS079	VSS080
N26	VSS080	VSS081
PA	VSS081	VSS082










801-672005-022

E17/M0


MSI CORPORATION			
Title: 672DX-3 (DDR2)			
Size	Document Number	Rev	
Custom	MS-1682	0A	
Date	Wednesday, January 21, 2009	Sheet	7 of 81

















DV DATA	23	22	21	20	
SAMSUNG	0	0	0	0	32*16
Hynix	0	0	0	1	32*16
SAMSUNG	0	0	1	0	64*16
Hynix	0	1	0	0	64*16





CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0 = DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR N = DESIGN DEFICIENT NA = NOT APPLICABLE
STRAPS	FW	DESCRIPTION OF DEFAULT SETTINGS		
TX_PWR_EN	GP00	Transmitter Power Swing Enable 0=0n Tx output swing for mobile mode 1=1k Tx output swing (default setting for desktop)	1	
TX_DEMPPH_EN	GP01	PCI Express Transmitter De-emphasis Enable 1 Tx de-emphasis disabled for mobile mode 1 Tx de-emphasis enabled (default setting for desktops)	1	
BIF_GEN2_EN	GP02	0 = Advertises the PCIe device as 2.5 GT/s capable at power-on 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on 5.0 GT/s Capability will be controlled by	0	
STRAP_BIF_CLK_PM_EN	GP08	Enable CLKREQ# Power Management 0=CLKREQ# Power Management capability is disable 1=CLKREQ# Power Management capability is enable	0	
BIF_VGA_DS	GP09	VGA Enabled	0	
BIF_RX_P1_CALIB_BP	GP021	BIF_RX_P1_CALIB_BP		
BIOS_ROM_EN	SPIO_21_ROMCS8	Enable external BIOS ROM device 0=disable external BIOS ROM device 1=enable external BIOS ROM device	0	
config 1 12 01	GP01C11	GPIO 0 & 12 I/OCONFIG 1,2,3,0 0=I-FRIG, BIOS_ROM_EN = 1, then Config[12] defines the rom type 0=I-FRIG, BIOS_ROM_EN = 0, then Config[12] defines the Aperture size	0	0 0 1 255MB
Mem type	EDVGA[0]VGA[23]	VGP_DEVICE_STRAP_ENA is set to 1 then this pin is used to select whether a VGP-type device is connected to the system. If VGP_DEVICE_STRAP_ENA is set to 0 then this pin is not used as a strap, at all (i.e. no value being sent from component), and it can be used as a normal GPIO	0	0 0 0 vendor
VGP_DEVICE_STRAP_ENA	V25VNC		0	
RSVD	HS2VNC		0	
RSVD	GENERICCC		0	
AUDIO0	HS2VNC		1	
AUDIO3	GENERIC		1	


23/M0




























MICRO-STAR INT'L CO.,LTD.			
File	HDD & ODD CONN & USB7 & LED		
Size	Document Number	Rev	0A
Customer	MS-1682		
Date	Wednesday, January 21, 2009	Sheet	27 of 51

E32/M0





LAN MAGNETICS

1/12 casper update




MICRO-STAR INT'L CO.,LTD.			
PHY LAN (RTL8201CL)			
Size	Document Number	E37/M0	
Customer	MS-1682	Rev 0A	
Date	Wednesday, January 21, 2009	Sheet	25 of 51






1/20 EAPD DELAY 650ms





RP 2K IS LOW




MICRO-STAR INT'L CO.,LTD.			
Title		SPK / HP / MIC	E28 / M0
Size		Document Number	Rev
Custom		MS-1682	0A
Date		Wednesday, January 21, 2009	Sheet 32 of 51



VCCFAN1=1.6+FAN1_PWM



S3AUXSW#	S0	S3	S5
PS_ON#	1	0	1
PM_SLP_S5#	0	1	1
PM_SLP_S3#	1	1	0
PM_SLP_S5#	1	0	0



MICRO-STAR INT'L CO.,LTD.

File: **PWRGD & FAN & C3/C4** E33/M0

Size: Custom Document Number: **MS-1682** Rev: 0A

Date: Wednesday, January 21, 2009 Sheet: 34 of 51

Adapter= 90 W $2.048/7.15 \times (53.6+7.15)=17.4V$
 Adapter input voltage set 17.4 Voltage

3S2P: Charge current set 3 Amp
 3S3P: Charge current set 4.5 Amp
 Pre-charge: Charge current set 220mA

33 PRE_CHG
 33 ENCHG_2P

CELL select
 GND=2 CELLS
 FLOAT=3 CELLS
 REFIN=4 CELLS

SET I_{in} MAX = 4.2A

$I_{charge} = (V_{ict1}/V_{refin}) \times (0.075/RS2)$
 $RS2 = PR28 = 0.015$
 $V_{refin} = MAX8724_LDO + PR94 / (PR92 + PR94)$
 $= 5.4V \times 1.1K / (1.1K + 768) = 3.18V = MAX8724_REFIN$

For 3S2P:
 $V_{ict1} = 5.4V \times (PR48 / PR50) / ((PR48 / PR50) + PR93)$
 $= 5.4V \times 7.95K / (7.95K + 25.5K) = 1.28V$
 $I_{charge} = (1.28 / 3.18) \times (0.075 / 0.015) = 2.018A$


For 3S3P:
 $V_{ict1} = 5.4V \times PR48 / (PR48 + PR93)$
 $= 5.4V \times 28.7K / (28.7K + 25.5K) = 2.86V$
 $I_{charge} = (2.86 / 3.18) \times (0.075 / 0.015) = 4.5A$


For Precharge:
 $V_{ict1} = 5.4V \times (PR48 / PR51) / ((PR48 / PR51) + PR93)$
 $= 5.4V \times 0.355K / (0.355K + 25.5K) = 0.074V$
 $I_{charge} = (0.074mV / 3.18) \times (0.075 / 0.015) = 116mA$




PR85	PR86	
28.7K	65W	
19.1K	24K	75W
16.9K	90W	

ENCHG-2P	PRE_CHG	ENCHG	
0	1	1	Pre-charge
1	0	1	3S2P-Fast charge
0	0	1	3S3P-Fast charge
0	0	0	STOP CHARGE

MICRO-STAR INT'L CO.,LTD.			
File: Battery Charger E51/M0			
Size: Custom	Document Number: MS-1682		Rev: 10
Date: Wednesday, January 21, 2009	Sheet: 35	of 51	































File	<Title>	E417/10
Size	Document Number	MS-1682
Date	Wednesday, January 21, 2009	Page 40 of 51


1/14 casper update








MICRO-STAR INT'L CO.,LTD.			
File	FMI		
Size	Document Number		
Custom	MS-1682		Rev 0A
Date	Wednesday, January 21, 2009	Sheet	43 of 51







EC programming timing
SiSM672FX + 968 timing SPEC

EC programming timing
SiSM672FX + 968 timing SPEC





AC S0-S3-S0
EC programming timing
Si8M672FX + 968 timing SPEC





P30-1682A0B-H73, 胜 痴缺 (履集亡)
P30-1682A0B-D05, 緯 () 緯 喇),




0A -- 0B Note

MS-1682

P03, C579 INSTALL by SA BUG ,R41 CHANGE F/P TO R0603
P04, C639,C623,C612,C640,C624 INSTALL X5R
P06, R322 INSTALL
P07, R177,R171 CHANGE 36R , R170,R176 CHANGE 40.2R ,JNC70,JNC75 CHANGE F/P TO NC_0603
P14, R124,R125,R301 CHANG JNC81,JNC82,JNC83 AND INSTALL , R67,R68 DEL ,ADD PR135,RN28,JNC80,R346 ,R346 CHANGE F/P TO R0603, U5 PIN 8 ,7 CHANGE NET NAME ,JNC29 &R85 CHANGE
P15, C50 INSTALL
P16, R52,R246 INSTALL ,R51,R242 DON'T INSTALL
P18, R225,R227,R13,R14 CHANGE 499R
P19, R223,R224,R12,R11 CHANGE 499R
P20, CHANGE U15 FOOTPRINT TO " SOT23_5_NPC30X " , VGA_DATA AND VGA_CLK AND "J38 : PIN 30 "CHANGE TO +3.3V_DELAY , R232,R233 ,C486,C487,C488 INSTALL
P21, RN14 PIN 2,4 SWAP PIN 6,8
P22, DEL SPI SKET1,JNC66,JNC67,JNC71,JNC72,CON4 , R318 INSTALL, R317 DON'T INSTALL ,JNC34 ,JNC33 CHANGE F/P TO NC_0603
P23, JNC65,JNC64,JNC59,JNC56,JNC55 INSTALL by SA BUG ,R41 CHANGE F/P TO R0603
P26, CN5 CHANGE CAD, CN6 CHANGE LAYOUT AND PIN 6 TO GND
P27, DEL D1,D2, R212 CHANGE TO +5VSUS
P28, R189 CHANGE 0 Ohm AND INSTALL , CHANGE CON5 PIN 29,20,27 NET NAME, DEL R187,R186 , U12 CHANGE 5159 "B07-0515904-R09 "
P29, Y1 CHANGE F/P, U23 NET CHANGE
P30, JGF81 DON'T INSTALL, USIM_PWR > 25 mils, DEL SW1,SW2,SW3,SW4,JNC1,2,3,4
P31, R112,D16 TO ALLSYSPG, R115,C212 NOT INSTALL, R108 INSTALL
P32, R290 CHANG TO 33K ,C622 CHANGE TO 4.7U,CON7 SWAP PIN 1 &PIN 2
P33, U20 CHANGE FOOTPRINT SIC8_SST_S2A , CN3 CHANGE NEW PN , DEL R346 TO RUN_PG, U3 PIN 113 CHANGE TO PIN 23 , U3 PIN 98 & PIN 130 SWAP,JNC8 OGANGE R38 , ADD R354 220HM , SW5,SW6 SWAP LAYOUT, YT1 MOVE
P34, JNC19 CHANGE R345 DON'T INSTALL ,J37 CHANGE FOOT PRINT
P36, PR12 360 CHANGE 620 (R11-0621T12-R01) (spre-charge current), PR16 9.31K CHANGE 28.7K(R11-2872T12-W08) (36-CELL charge current)
P37, PR107 CHANGE 10K ,INSTALL PC103
P38, ADD PQ36 TO DELAY +1 8VRUN, DEL PR135,PC159 , DON'T INSTALL PR114
P39, PU4 PIN4 TO ALLSYSPG ,PR77 CHANGE 0 Ohm, PC69 DON'T INSTALL ,PC72 10uF CHANGE 4.7uF(C11-4753014-W08) (3jitter)
P40, PR4 CHANGE TO 10K Ohm ,PR63 147 CHANGE 147K(R11-1473T12-Y01) ,ADD GPU_PWERGD NET WAY
P41, PR63 CHANGE TO 147K Ohm , ADD R353 DON'T INSTALL ,C613 INSTALL
P42 , H1:P30 , MH1:CHANGE TO 5020
P47 , CONA1 CHANGE LAYOUT

JNC21, JNC80 修改
ADD PR144 TO +5VRUN 3check
ADD PR145 TO +3VRUN 3check

MSI CORPORATION			
Title: Note			
Size: Custom	Document Number: MS-1682		Rev: 0A
Date: Wednesday, January 21, 2009		Sheet: 60	of 61



MSI CORPORATION			
Title			
Note			
Size	Document Number		Rev
Custom	MS-1682		0A
Date:	Wednesday, January 21, 2009	Sheet	51 of 51