





F83Vf MonteVina BLOCK DIAGRAM







QC


Comp 0,2: Zo=25 Ohm, trace length < 0.5"



Comp 1,3: Zo=50 Ohm, trace length < 0.5"

DC

Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"

Comp 1,3: Zo=55 Ohm, trace length < 0.5"






Decoupling guide from Intel


VCCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?


+VCCORE Mid-Frequency Capacitor
Intel: 22uF *32
F83V: 10uF*12


+VCCP Decoupling Capacitor
Intel: 270uF *1, 0.1uF *6
F83: 100uF *1, 0.1uF *3
V1V: ?




Thermal Trip signal (From CPU to ICH-9M and sequence)














DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B



+1.5V_GMCH

U1001G

Max : 3000 mA

AP33 VCC_SM_1
BH32 VCC_SM_2
BG32 VCC_SM_3
BF32 VCC_SM_4
BD32 VCC_SM_5
BC32 VCC_SM_6
BB32 VCC_SM_7
BA32 VCC_SM_8
AY32 VCC_SM_9
AW32 VCC_SM_10
AU32 VCC_SM_11
AT32 VCC_SM_12
AR32 VCC_SM_13
AP32 VCC_SM_14
AN32 VCC_SM_15
BH31 VCC_SM_16
BG31 VCC_SM_17
BF31 VCC_SM_18
BD31 VCC_SM_19
BC31 VCC_SM_20
BB31 VCC_SM_21
BA31 VCC_SM_22
AY31 VCC_SM_23
AW31 VCC_SM_24
AU31 VCC_SM_25
AT31 VCC_SM_26
AR31 VCC_SM_27
AP31 VCC_SM_28
AN31 VCC_SM_29
BH30 VCC_SM_30
BG30 VCC_SM_31
BF30 VCC_SM_32
BD30 VCC_SM_33
BC30 VCC_SM_34
BB30 VCC_SM_35
BA30 VCC_SM_36/NC
BH31 VCC_SM_37/NC
BG31 VCC_SM_38/NC
BF31 VCC_SM_39/NC
BD31 VCC_SM_40/NC
BC31 VCC_SM_41/NC
BB31 VCC_SM_42/NC

VCC SM POWER

VCC SM

VCC GFX NCTF

VCC GFX

VCC SM LF

VCC_AXG_NCTF_1 W28
VCC_AXG_NCTF_2 V28
VCC_AXG_NCTF_3 V26
VCC_AXG_NCTF_4 V25
VCC_AXG_NCTF_5 V25
VCC_AXG_NCTF_6 W24
VCC_AXG_NCTF_7 V24
VCC_AXG_NCTF_8 W23
VCC_AXG_NCTF_9 V23
VCC_AXG_NCTF_10 AM21
VCC_AXG_NCTF_11 AL21
VCC_AXG_NCTF_12 AK21
VCC_AXG_NCTF_13 W21
VCC_AXG_NCTF_14 V21
VCC_AXG_NCTF_15 U21
VCC_AXG_NCTF_16 AM20
VCC_AXG_NCTF_17 AK20
VCC_AXG_NCTF_18 W20
VCC_AXG_NCTF_19 U20
VCC_AXG_NCTF_20 AM19
VCC_AXG_NCTF_21 AL19
VCC_AXG_NCTF_22 AK19
VCC_AXG_NCTF_23 W19
VCC_AXG_NCTF_24 V19
VCC_AXG_NCTF_25 U19
VCC_AXG_NCTF_26 AM17
VCC_AXG_NCTF_27 AK17
VCC_AXG_NCTF_28 AL17
VCC_AXG_NCTF_29 AK17
VCC_AXG_NCTF_30 AE17
VCC_AXG_NCTF_31 AC17
VCC_AXG_NCTF_32 Y17
VCC_AXG_NCTF_33 W17
VCC_AXG_NCTF_34 V17
VCC_AXG_NCTF_35 AM16
VCC_AXG_NCTF_36 AL16
VCC_AXG_NCTF_37 AK16
VCC_AXG_NCTF_38 AJ16
VCC_AXG_NCTF_39 AH16
VCC_AXG_NCTF_40 AG16
VCC_AXG_NCTF_41 AE16
VCC_AXG_NCTF_42 AC16
VCC_AXG_NCTF_43 AB16
VCC_AXG_NCTF_44 Y16
VCC_AXG_NCTF_45 W16
VCC_AXG_NCTF_46 V16
VCC_AXG_NCTF_47 U16

VCC_AXG_NCTF_48
VCC_AXG_NCTF_49
VCC_AXG_NCTF_50
VCC_AXG_NCTF_51
VCC_AXG_NCTF_52
VCC_AXG_NCTF_53
VCC_AXG_NCTF_54
VCC_AXG_NCTF_55
VCC_AXG_NCTF_56
VCC_AXG_NCTF_57
VCC_AXG_NCTF_58
VCC_AXG_NCTF_59
VCC_AXG_NCTF_60

VCC_SM_LF1 AV44
VCC_SM_LF2 BA37
VCC_SM_LF3 AM40
VCC_SM_LF4 AV21
VCC_SM_LF5 AY5
VCC_SM_LF6 AM10
VCC_SM_LF7 BB13

C1309 0.1UF/10V
C1310 0.1UF/10V
C1311 0.22UF/6.3V
C1312 0.22UF/6.3V
C1313 0.47UF/6.3V
C1314 1UF/6.3V
C1301 1UF/6.3V

+VCCP

Max: 1211 mA

+VCCP_GMCH

+1.5V

Max: 4140 mA

+1.5V_GMCH

U1001F

AG34 VCC_1
AC34 VCC_2
AB34 VCC_3
AA34 VCC_4
Y34 VCC_5
V34 VCC_6
U34 VCC_7
AK33 VCC_8
AJ33 VCC_9
AH33 VCC_10
AG33 VCC_11
AF33 VCC_12
AE33 VCC_13
AC33 VCC_14
AA33 VCC_15
Y33 VCC_16
V33 VCC_17
U33 VCC_18
AK28 VCC_19
AH28 VCC_20
AG28 VCC_21
AF28 VCC_22
AE28 VCC_23
AC28 VCC_24
AA28 VCC_25
Y28 VCC_26
V28 VCC_27
U28 VCC_28
AK26 VCC_29
AH26 VCC_30
AG26 VCC_31
AF26 VCC_32
AE26 VCC_33
AC26 VCC_34
AA26 VCC_35

VCC CORE POWER

VCC CORE

VCC NCTF

VCC_NCTF_1 AM32
VCC_NCTF_2 AL32
VCC_NCTF_3 AK32
VCC_NCTF_4 AJ32
VCC_NCTF_5 AH32
VCC_NCTF_6 AG32
VCC_NCTF_7 AE32
VCC_NCTF_8 AC32
VCC_NCTF_9 AA32
VCC_NCTF_10 Y32
VCC_NCTF_11 V32
VCC_NCTF_12 U32
VCC_NCTF_13 AK30
VCC_NCTF_14 AL30
VCC_NCTF_15 AH30
VCC_NCTF_16 AG30
VCC_NCTF_17 AE30
VCC_NCTF_18 AC30
VCC_NCTF_19 AA30
VCC_NCTF_20 Y30
VCC_NCTF_21 V30
VCC_NCTF_22 U30
VCC_NCTF_23 AK29
VCC_NCTF_24 AL29
VCC_NCTF_25 AH29
VCC_NCTF_26 AG29
VCC_NCTF_27 AE29
VCC_NCTF_28 AC29
VCC_NCTF_29 AA29
VCC_NCTF_30 Y29
VCC_NCTF_31 V29
VCC_NCTF_32 U29
VCC_NCTF_33 AK28
VCC_NCTF_34 AL28
VCC_NCTF_35 AH28
VCC_NCTF_36 AG28
VCC_NCTF_37 AE28
VCC_NCTF_38 AC28
VCC_NCTF_39 AA28
VCC_NCTF_40 Y28
VCC_NCTF_41 V28
VCC_NCTF_42 U28
VCC_NCTF_43 AK27
VCC_NCTF_44 AL27


+VCCP_GMCH


T1301 A134
T1302 AH14


VCC_AXG_SENSE
VSS_AXG_SENSE

CANTIGA_CHIPSET


CANTIGA_CHIPSET










PEGATRON		Title :	
PEGATRON COMPUTER INC		Engineer: Zack Kuo	
Size	Project Name	F83Vf	Rev
Custom	P/N	<OrgAddr2>	1.1
Date: Thursday, July 16, 2009		Sheet	16 of 100






USB0	External Port 1
USB1	External Port 2
USB2	WLAN
USB3	External Port 3
USB4	CMOS Camera
USB5	BT
USB6	NEWCARD
USB7	CardReader
USB8	FREE
USB9	FREE
USB10	FREE
USB11	FingerPrinter











Latched Input Select

- | 0 : Pin 17/18 = LCD_SSCG
- | 1 : Pin 17/18 = PCIe_L0

- 0 : Pin 43/44 = SRC CLK
- 1 : Pin 43/44 = CPU_ITP CLK

```
0 : Pin 14/15 = PCIe_L9
    Pin 17/18 = 27FIX/27SS
1 : Pin 14/15 = DOT_96MHz
    Pin 17/18 = LCD_SSCG/PCIe_L0
```

0 : Pin 40/41 = PCIe_L7
1 : Pin 40/41 = PEREQ#

PEREQ1#:

PEREQ2#:

PEREQ3# : PCIEX2/4
PEREQ4# : PCIEX3/5/7









For 364 Over-clocking


BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1067	0	0	0


Reserved for R1.0 Debug

PEGATRON Title : CLK_ICS9LPR363







PEGATRON COMPUTER INC		Engineer: Zack Kuo	
Size	Project Name	F83Vf <OrgAddr2>	
Custom	P/N		
Date: Thursday, July 16, 2009		Sheet	29 of 100












LAN / MODEM PORT












0304 for card reader chip via



For AU6433-GEF




CARD READER CONNECTOR




C4022, C4023 close to Pin-- M9, X18
C4024, C4028 close to J4001 Pin S4

0304 for card reader chip via



48MHZ can provide by Clock GEN.
logic 1 or open on pad1->oscillator output



```
CTRL0->SDCLK/XDALE/MSBS
CTRL1->SDWP/XDCLK/MSCLK
CTRL2->SDCMD/XDRBN
CTRL3->SDCDN/XDWRN
CTRL4->XDRDN/MSINS

XDCDN->XDCDN
XDCEN->XDCEN
SDDATA2->SDDATA2/xD CIS check is disable
XDWPW->XDWPW

ADDATA1->SDDATA1









DATA0->SDDATA0/XDDATA0/MSDATA0
DATA1->SDDATA1/MSDATA1
DATA2->XDDATA2/MSDATA2
DATA3->SDDATA3/XDDATA3/MSDATA3
DATA4->SDDATA4/XDDATA4/MSDATA4
DATA5->SDDATA5/XDDATA5/MSDATA5
DATA6->SDDATA6/XDDATA6/MSDATA6
DATA7->SDDATA7/XDDATA7/MSDATA7
```

AU6433 GEF /GLF colay.


Option 1:AU6433-GEF
If use GEF package need:

```
unmount-> R4016,R4018
mount->R4017,R4020,R4022,R4025,Q4001,Q4002.
```


```
Option 2:AU6433-GLF
If use GLF package need:
unmount->
R4017,R4020,R4022,R4025,Q4001,Q4002.
mount->R4016,R4018
```


NewCard Ejecter




For NewCard Debug Card



LPC Debug Port




LCD Power






BIOS

LCD_BACKOFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.





Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair (Not Ribbon)
Maximum Length <= 16"

PLACE ESD Diodes near connector




HDMI

near the HDMI connector




Reference should be +5VS, but AT answer that +3VS is fine. As long as it can turn the MOSFET on.




Note: 1. L1805, L1806, L1807: For EMI. (default=0 ohm)
 2. DDC_CLK_HDMI, DDC_DATA_HDMI: +5V tolerant



CPU Thermal Sensor



PWM Fan








SATA HDD con.





SATA CD-ROM con.

P/N:12G15100013J










PWR LED

For BATTERY LED

WireLess LED




BT LED





SATA LED

Num Lock


Cap. Lock








For Intel Wireless
CoExistence System




Bluetooth Conn.


max. 60mA

PN:12G170010083











BT/WLAN SW











PEGATRON		Title : Connector, LED	
PEGATRON COMPUTER INC		Engineer: Zack Kuo	
Size	Project Name	F83Vf	Rev
C	PIN	<OrgAddr2>	1.1
Date: Thursday, July 16, 2009		Sheet	67 of 100



R1.1

2009/06/30




- 1. Set DDR3 VREF to 0.75V LDO output.
- 2. Change Card Reader to AU643D53-GLF.
- 3. Change LAN to Atheros AR6132.
- 4. Change Transformer to 10/100 TAIMAG HA003
- 5. Change ClockGen to ICS9LPR363.
- 6. Remove ClockGen 3362 circuits.
- 7. Unstuff Finger Printer Connector.
- 8.






PEGATRON		Title : Connector, LED	
PEGATRON COMPUTER INC		Engineer: <OrgAddr1>	
Size	Project Name	F83Vf	Rev
C	PIN	<OrgAddr2>	1.1
Date: Thursday, July 16, 2009		Sheet	71 of 100

change 4.7uF to 1uF
C5001, C5005, C5015














XTAL_IN , XTAL_OUT
3.3V tolerance

correspondent BGA balls must be
12mils and 16 mil wide
near GPU



EXTERNAL SPREAD SPECTRUM
Address: 0xD4H







Default GPIO Assignment

GPIO0 -- AVAILABLE
 GPIO1 -- IFPC (HDMI) Hot Plug Detect
 GPIO2 -- Panel backlight brightness (PWM) (platform use EC PWM)
 GPIO3 -- Panel power enable
 GPIO4 -- Panel backlight ON/OFF
 GPIO5 -- GPU VID0
 GPIO6 -- GPU VID1
 GPIO7 -- GPU VID2 / FBVDD VID0
 GPIO8 -- OverTemp/GPU shutdown
 GPIO9 -- ThermAlert/Fan PWM
 GPIO10 -- FBVref Select
 GPIO11 -- SLI SYNC0
 GPIO12 -- AC power detect in
 GPIO13 -- PS_CONTROL0
 GPIO14 -- PS_CONTROL1
 GPIO15 -- IFPE Hotplug detect
 GPIO16 -- Dongle IFPC DVI mode
 GPIO17 -- Dongle IFPC HDMI mode
 GPIO18 -- Dongle IFPD DVI mode
 GPIO19 -- Dongle IFPD HDMI mode
 GPIO20 -- IFPD Hotplug detect
 GPIO21 -- NVGEM/ (IFPF Hotplug detect)
 GPIO22 -- SWAP Ready (SLI)
 GPIO23 -- AVAILABLE

GPU_VID0	VID0	+VGA_VCORE
Low	0	0.9V
High	1	1.10V





BOT SIDE

U7001B

FBA0	R30	FBA_D0	FBVDDQ18
FBA1	R32	FBA_D1	FBVDDQ19
FBA2	P31	FBA_D2	FBVDDQ20
FBA3	N30	FBA_D3	FBVDDQ21
FBA4	L31	FBA_D4	FBVDDQ22
FBA5	M32	FBA_D5	FBVDDQ23
FBA6	M30	FBA_D6	FBVDDQ24
FBA7	L30	FBA_D7	FBVDDQ25
FBA8	P33	FBA_D8	FBVDDQ26
FBA9	P34	FBA_D9	FBVDDQ27
FBA10	N35	FBA_D10	FBVDDQ28
FBA11	N34	FBA_D11	FBVDDQ29
FBA12	L33	FBA_D12	FBVDDQ30
FBA13	L32	FBA_D13	FBVDDQ31
FBA14	N33	FBA_D14	FBVDDQ32
FBA15	M33	FBA_D15	FBVDDQ33
FBA16	K31	FBA_D16	FBVDDQ34
FBA17	G31	FBA_D17	FBVDDQ35
FBA18	K30	FBA_D18	FBVDDQ36
FBA19	G30	FBA_D19	FBVDDQ37
FBA20	H32	FBA_D20	FBVDDQ38
FBA21	H31	FBA_D21	FBVDDQ39
FBA22	J30	FBA_D22	FBVDDQ40
FBA23	J31	FBA_D23	FBVDDQ41
FBA24	H33	FBA_D24	FBVDDQ42
FBA25	K35	FBA_D25	FBVDDQ43
FBA26	K34	FBA_D26	FBVDDQ44
FBA27	G34	FBA_D27	FBVDDQ45
FBA28	K34	FBA_D28	FBVDDQ46
FBA29	E34	FBA_D29	FBVDDQ47
FBA30	E34	FBA_D30	FBVDDQ48
FBA31	G33	FBA_D31	FBVDDQ49
FBA32	AG30	FBA_D32	FBVDDQ50
FBA33	AH31	FBA_D33	FBVDDQ51
FBA34	AG32	FBA_D34	FBVDDQ52
FBA35	AE31	FBA_D35	FBVDDQ53
FBA36	AF30	FBA_D36	FBVDDQ54
FBA37	AD30	FBA_D37	FBVDDQ55
FBA38	AC32	FBA_D38	FBVDDQ56
FBA39	AE30	FBA_D39	FBVDDQ57
FBA40	AE32	FBA_D40	FBVDDQ58
FBA41	AE33	FBA_D41	FBVDDQ59
FBA42	AE34	FBA_D42	FBVDDQ60
FBA43	AE35	FBA_D43	FBVDDQ61
FBA44	AE33	FBA_D44	FBVDDQ62
FBA45	AE34	FBA_D45	FBVDDQ63
FBA46	AC35	FBA_D46	FBVDDQ64
FBA47	AB32	FBA_D47	FBVDDQ65
FBA48	AN33	FBA_D48	FBVDDQ66
FBA49	AK32	FBA_D49	FBVDDQ67
FBA50	AL33	FBA_D50	FBVDDQ68
FBA51	AM33	FBA_D51	FBVDDQ69
FBA52	AL31	FBA_D52	FBVDDQ70
FBA53	AK30	FBA_D53	FBVDDQ71
FBA54	AJ30	FBA_D54	FBVDDQ72
FBA55	AH30	FBA_D55	FBVDDQ73
FBA56	AM35	FBA_D56	FBVDDQ74
FBA57	AH33	FBA_D57	FBVDDQ75
FBA58	AH35	FBA_D58	FBVDDQ76
FBA59	AH32	FBA_D59	FBVDDQ77
FBA60	AH34	FBA_D60	FBVDDQ78
FBA61	AM34	FBA_D61	FBVDDQ79
FBA62	AL35	FBA_D62	FBVDDQ80
FBA63	AJ33	FBA_D63	FBVDDQ81
FBA64			
FBA65			
FBA66			
FBA67			
FBA68			
FBA69			
FBA70			
FBA71			
FBA72			
FBA73			
FBA74			
FBA75			
FBA76			
FBA77			
FBA78			
FBA79			
FBA80			
FBA81			
FBA82			
FBA83			
FBA84			
FBA85			
FBA86			
FBA87			
FBA88			
FBA89			
FBA90			
FBA91			
FBA92			
FBA93			
FBA94			
FBA95			
FBA96			
FBA97			
FBA98			
FBA99			
FBA100			

FBA_CMD0	Y32	FBA_A3
FBA_CMD1	W31	FBA_A0
FBA_CMD2	U31	FBA_A2
FBA_CMD3	Y32	FBA_A1
FBA_CMD4	AB35	FBA_A3
FBA_CMD5	AB34	FBA_A5
FBA_CMD6	W35	FBA_A5
FBA_CMD7	W33	FBA_CS19
FBA_CMD8	W30	FBA_CS09
FBA_CMD9	T34	FBA_WE#
FBA_CMD10	T35	FBA_BA0
FBA_CMD11	AB31	FBA_RST
FBA_CMD12	X30	FBA_CKE
FBA_CMD13	Y34	FBA_A2
FBA_CMD14	W32	FBA_A12
FBA_CMD15	AA30	FBA_RAS#
FBA_CMD16	AA32	FBA_A11
FBA_CMD17	I33	FBA_BA1
FBA_CMD18	Y31	FBA_A8
FBA_CMD19	U34	FBA_A9
FBA_CMD20	Y35	FBA_A6
FBA_CMD21	W34	FBA_A5
FBA_CMD22	U35	FBA_A4
FBA_CMD23	U30	FBA_CAS#
FBA_CMD24	U33	FBA_A13
FBA_CMD25	AB30	FBA_BA2
FBA_CMD26	AB33	FBA_CMD28
FBA_CMD27	T33	X
FBA_CMD28	W29	X
FBA_CMD29	NC1	NC1

FBA_CLK0	T32	FBA_CLK0
FBA_CLK1	T31	FBA_CLK0
FBA_CLK2	AC31	FBA_CLK1
FBA_CLK3	AC30	FBA_CLK1#

FBA_DQ0	NC5	FBA_DQ0
FBA_DQ1	NC6	FBA_DQ1
FBA_DQ2	NC7	FBA_DQ2
FBA_DQ3	NC8	FBA_DQ3
FBA_DQ4	NC9	FBA_DQ4
FBA_DQ5	NC10	FBA_DQ5
FBA_DQ6	NC11	FBA_DQ6
FBA_DQ7	NC12	FBA_DQ7

FBA_DQ8	NC13	FBA_DQ8
FBA_DQ9	NC14	FBA_DQ9
FBA_DQ10	NC15	FBA_DQ10
FBA_DQ11	NC16	FBA_DQ11
FBA_DQ12	NC17	FBA_DQ12
FBA_DQ13	NC18	FBA_DQ13
FBA_DQ14	NC19	FBA_DQ14
FBA_DQ15	NC20	FBA_DQ15
FBA_DQ16	NC21	FBA_DQ16
FBA_DQ17	NC22	FBA_DQ17

FBA_DQ18	NC23	FBA_DQ18
FBA_DQ19	NC24	FBA_DQ19
FBA_DQ20	NC25	FBA_DQ20
FBA_DQ21	NC26	FBA_DQ21
FBA_DQ22	NC27	FBA_DQ22
FBA_DQ23	NC28	FBA_DQ23
FBA_DQ24	NC29	FBA_DQ24
FBA_DQ25	NC30	FBA_DQ25
FBA_DQ26	NC31	FBA_DQ26
FBA_DQ27	NC32	FBA_DQ27

FBA_DQ28	NC33	FBA_DQ28
FBA_DQ29	NC34	FBA_DQ29
FBA_DQ30	NC35	FBA_DQ30
FBA_DQ31	NC36	FBA_DQ31
FBA_DQ32	NC37	FBA_DQ32
FBA_DQ33	NC38	FBA_DQ33
FBA_DQ34	NC39	FBA_DQ34
FBA_DQ35	NC40	FBA_DQ35
FBA_DQ36	NC41	FBA_DQ36
FBA_DQ37	NC42	FBA_DQ37

FBA_DQ38	NC43	FBA_DQ38
FBA_DQ39	NC44	FBA_DQ39
FBA_DQ40	NC45	FBA_DQ40
FBA_DQ41	NC46	FBA_DQ41
FBA_DQ42	NC47	FBA_DQ42
FBA_DQ43	NC48	FBA_DQ43
FBA_DQ44	NC49	FBA_DQ44
FBA_DQ45	NC50	FBA_DQ45
FBA_DQ46	NC51	FBA_DQ46
FBA_DQ47	NC52	FBA_DQ47

FBA_DQ48	NC53	FBA_DQ48
FBA_DQ49	NC54	FBA_DQ49
FBA_DQ50	NC55	FBA_DQ50
FBA_DQ51	NC56	FBA_DQ51
FBA_DQ52	NC57	FBA_DQ52
FBA_DQ53	NC58	FBA_DQ53
FBA_DQ54	NC59	FBA_DQ54
FBA_DQ55	NC60	FBA_DQ55
FBA_DQ56	NC61	FBA_DQ56
FBA_DQ57	NC62	FBA_DQ57

FBA_DQ58	NC63	FBA_DQ58
FBA_DQ59	NC64	FBA_DQ59
FBA_DQ60	NC65	FBA_DQ60
FBA_DQ61	NC66	FBA_DQ61
FBA_DQ62	NC67	FBA_DQ62
FBA_DQ63	NC68	FBA_DQ63
FBA_DQ64	NC69	FBA_DQ64
FBA_DQ65	NC70	FBA_DQ65
FBA_DQ66	NC71	FBA_DQ66
FBA_DQ67	NC72	FBA_DQ67

FBA_DQ68	NC73	FBA_DQ68
FBA_DQ69	NC74	FBA_DQ69
FBA_DQ70	NC75	FBA_DQ70
FBA_DQ71	NC76	FBA_DQ71
FBA_DQ72	NC77	FBA_DQ72
FBA_DQ73	NC78	FBA_DQ73
FBA_DQ74	NC79	FBA_DQ74
FBA_DQ75	NC80	FBA_DQ75
FBA_DQ76	NC81	FBA_DQ76
FBA_DQ77	NC82	FBA_DQ77

FBA_DQ78	NC83	FBA_DQ78
FBA_DQ79	NC84	FBA_DQ79
FBA_DQ80	NC85	FBA_DQ80
FBA_DQ81	NC86	FBA_DQ81
FBA_DQ82	NC87	FBA_DQ82
FBA_DQ83	NC88	FBA_DQ83
FBA_DQ84	NC89	FBA_DQ84
FBA_DQ85	NC90	FBA_DQ85
FBA_DQ86	NC91	FBA_DQ86
FBA_DQ87	NC92	FBA_DQ87

FBA_DQ88	NC93	FBA_DQ88
FBA_DQ89	NC94	FBA_DQ89
FBA_DQ90	NC95	FBA_DQ90
FBA_DQ91	NC96	FBA_DQ91
FBA_DQ92	NC97	FBA_DQ92
FBA_DQ93	NC98	FBA_DQ93
FBA_DQ94	NC99	FBA_DQ94
FBA_DQ95	NC100	FBA_DQ95
FBA_DQ96	NC101	FBA_DQ96
FBA_DQ97	NC102	FBA_DQ97

FBA_DQ98	NC103	FBA_DQ98
FBA_DQ99	NC104	FBA_DQ99
FBA_DQ100	NC105	FBA_DQ100
FBA_DQ101	NC106	FBA_DQ101
FBA_DQ102	NC107	FBA_DQ102
FBA_DQ103	NC108	FBA_DQ103
FBA_DQ104	NC109	FBA_DQ104
FBA_DQ105	NC110	FBA_DQ105
FBA_DQ106	NC111	FBA_DQ106
FBA_DQ107	NC112	FBA_DQ107

FBA_DQ108	NC113	FBA_DQ108
FBA_DQ109	NC114	FBA_DQ109
FBA_DQ110	NC115	FBA_DQ110
FBA_DQ111	NC116	FBA_DQ111
FBA_DQ112	NC117	FBA_DQ112
FBA_DQ113	NC118	FBA_DQ113
FBA_DQ114	NC119	FBA_DQ114
FBA_DQ115	NC120	FBA_DQ115
FBA_DQ116	NC121	FBA_DQ116
FBA_DQ117	NC122	FBA_DQ117

FBA_DQ118	NC123	FBA_DQ118
FBA_DQ119	NC124	FBA_DQ119
FBA_DQ120	NC125	FBA_DQ120
FBA_DQ121	NC126	FBA_DQ121
FBA_DQ122	NC127	FBA_DQ122
FBA_DQ123	NC128	FBA_DQ123
FBA_DQ124	NC129	FBA_DQ124
FBA_DQ125	NC130	FBA_DQ125
FBA_DQ126	NC131	FBA_DQ126
FBA_DQ127	NC132	FBA_DQ127

FBA_DQ128	NC133	FBA_DQ128
FBA_DQ129	NC134	FBA_DQ129
FBA_DQ130	NC135	FBA_DQ130
FBA_DQ131	NC136	FBA_DQ131
FBA_DQ132	NC137	FBA_DQ132
FBA_DQ133	NC138	FBA_DQ133
FBA_DQ134	NC139	FBA_DQ134
FBA_DQ135	NC140	FBA_DQ135
FBA_DQ136	NC141	FBA_DQ136
FBA_DQ137	NC142	FBA_DQ137

FBA_DQ138	NC143	FBA_DQ138
FBA_DQ139	NC144	FBA_DQ139
FBA_DQ140	NC145	FBA_DQ140
FBA_DQ141	NC146	FBA_DQ141
FBA_DQ142	NC147	FBA_DQ142
FBA_DQ143	NC148	FBA_DQ143
FBA_DQ144	NC149	FBA_DQ144
FBA_DQ145	NC150	FBA_DQ145
FBA_DQ146	NC151	FBA_DQ146
FBA_DQ147	NC152	FBA_DQ147

FBA_DQ148	NC153	FBA_DQ148
FBA_DQ149	NC154	FBA_DQ149
FBA_DQ150	NC155	FBA_DQ150
FBA_DQ151	NC156	FBA_DQ151
FBA_DQ152	NC157	FBA_DQ152
FBA_DQ153	NC158	FBA_DQ153
FBA_DQ154	NC159	FBA_DQ154
FBA_DQ155	NC160	FBA_DQ155
FBA_DQ156	NC161	FBA_DQ156
FBA_DQ157	NC162	FBA_DQ157

FBA_DQ158	NC163	FBA_DQ158
FBA_DQ159	NC164	FBA_DQ159
FBA_DQ160	NC165	FBA_DQ160
FBA_DQ161	NC166	FBA_DQ161
FBA_DQ162	NC167	FBA_DQ162
FBA_DQ163	NC168	FBA_DQ163
FBA_DQ164	NC169	FBA_DQ164
FBA_DQ165	NC170	FBA_DQ165
FBA_DQ166	NC171	FBA_DQ166
FBA_DQ167	NC172	FBA_DQ167

FBA_DQ168	NC173	FBA_DQ168
FBA_DQ169	NC174	FBA_DQ169
FBA_DQ170	NC175	FBA_DQ170
FBA_DQ171	NC176	FBA_DQ171
FBA_DQ172	NC177	FBA_DQ172
FBA_DQ173	NC178	FBA_DQ173
FBA_DQ174	NC179	FBA_DQ174
FBA_DQ175	NC180	FBA_DQ175
FBA_DQ176	NC181	FBA_DQ176
FBA_DQ177	NC182	FBA_DQ177


FBA_DQ178	NC183	FBA_DQ178
FBA_DQ179	NC184	FBA_DQ179
FBA_DQ180	NC185	FBA_DQ180
FBA_DQ181	NC186	FBA_DQ181
FBA_DQ182	NC187	FBA_DQ182
FBA_DQ183	NC188	FBA_DQ183
FBA_DQ184	NC189	FBA_DQ184
FBA_DQ185	NC190	FBA_DQ185
FBA_DQ186	NC191	FBA_DQ186
FBA_DQ187	NC192	FBA_DQ187

FBA_DQ188	NC193	FBA_DQ188
FBA_DQ189	NC194	FBA_DQ189
FBA_DQ190	NC195	FBA_DQ190
FBA_DQ191	NC196	FBA_DQ191
FBA_DQ192	NC197	FBA_DQ192
FBA_DQ193	NC198	FBA_DQ193
FBA_DQ194	NC199	FBA_DQ194
FBA_DQ195	NC200	FBA_DQ195
FBA_DQ196	NC201	FBA_DQ196
FBA_DQ197	NC202	FBA_DQ197

FBA_DQ198	NC203	FBA_DQ198
FBA_DQ199	NC204	FBA_DQ199
FBA_DQ200	NC205	FBA_DQ200
FBA_DQ201	NC206	FBA_DQ201
FBA_DQ202	NC207	FBA_DQ202
FBA_DQ203	NC208	FBA_DQ203
FBA_DQ204	NC209	FBA_DQ204
FBA_DQ205	NC210	FBA_DQ205
FBA_DQ206	NC211	FBA_DQ206
FBA_DQ207	NC212	FBA_DQ207

FBA_DQ208	NC213	FBA_DQ208
FBA_DQ209	NC214	FBA_DQ209
FBA_DQ210	NC215	FBA_DQ210
FBA_DQ211	NC216	FBA_DQ211
FBA_DQ212	NC217	FBA_DQ212


$IMON = Gm(IMON) * [(Vcsp1 - Vcsn1) + (Vcsp2 - Vcsn2)]$
 $RIMON = 0.9V / [IMAX * Rsense(MIN) * Gm(IMON_MIN)]$
 $Gm(IMON) = 2.4mS$, $Gm(IMON_MIN) = 2.36mS$




SKIP:
GND : DEM operation;
REF : Ultrasonic Mode operation;
VCC : PWM operation.

TON: (5V/3.3V)
VCC: (200kHz/250kHz)
REF: (300kHz/375kHz)
GND: (400kHz/500kHz)

VENLDO:
Rising Edge:Max:2V;Typ:1.6V;Min:1.2V
Falling Edge:Max:1.06V;Typ:1V;Min:0.94V




2009/07/02





TOTAL COUNT : 38 PCS

<Variant Name>

		Title : POWER_SYSTEM	
<OrgName>		Engineer: Anysc	
Size Custom	Project Name F83		Rev 1.0
Date: Thursday, July 16, 2009		Sheet 81 of 94	








ISET_EC	SET(Voltage)	CURRENT(min.)	CURRENT(typ.)	CURRENT(max.)	
0.1294V	0.055V	0.154A	0.158A	0.163A	PRECHG
1.9676V	0.976V	2.347A	2.409A	2.473A	Quick CHG

$$\begin{aligned} I_{chg} &= (240\text{m}/\text{RS2}) * (\text{VISET}/\text{VAA}) \\ I_{chg} &= (240\text{m}/20\text{m}) * (0.055/4.2) = 0.157\text{A} \\ I_{chg} &= (240\text{m}/20\text{m}) * (0.865/4.2) = 2.4714\text{A} \end{aligned}$$

VSET_EC	BAT(min.)	BAT(typ.)	BAT(max.)
1.3948V	12.511V	12.604V	12.696V



<Variant Name>



Title :*N/A*

<OrgName>Engineer: Anysc


Size	Project Name	Rev
Custom	F83	1.0

Date: *Thursday, July 16, 2009*Sheet 89 of 94


BATTERY IN DETECT

2009/07/08
delete batt detect





POWER GOOD DETECTOR



OP1 : unmount U9200 , R9112
mount D9202 , SL9201 , SL9202

OP2 : unmount D9202 , SL9201 , SL9202
mount U9200 , R9112

FOR POWER TEST


+3VA ○ → +3VA <20,22,30,45,57,60,81>
+3VSUS ○ → +3VSUS <20,21,22,23,24,30,33,37,45,53,56,91,92>
+5VSUS ○ → +5VSUS <23,56,81>
+12VSUS ○ → +12VSUS <24,81,91>

+5VO ○ → +5VO <81,82,83,84,85,91>
+3VO ○ → +3VO <81,91>
+1.05VO ○ → +1.05VO <82>
+1.5VO ○ → +1.5VO <83,91>
+0.75VO ○ → +0.75VO <83>
+1.8VO ○ → +1.8VO <84>
+1.1VO ○ → +1.1VO <83>
+VGA_VCORE_O ○ → +VGA_VCORE_O <85>

+3V ○ → +3V <21,33,41,44,53,57,61,63,91>
+5V ○ → +5V <9,31,44,45,52,57,91>
+12V ○ → +12V <37,91>
+1.5V ○ → +1.5V <7,8,9,11,13,14,57,83>


+3VS ○ → +3VS <3,7,8,11,14,15,22,23,24,29,30,32,36,40,41,44,45,46,48,50,51,53,56,57,70,72,74,80,91,92>
+12VS ○ → +12VS <24,40,45,48,57,91>
+5VS ○ → +5VS <23,31,36,46,48,50,51,56,57,80,91>
+1.8VS ○ → +1.8VS <57,73,76,77,84>
+1.5VS ○ → +1.5VS <4,14,23,41,53,57,91>
+VCCP ○ → +VCCP <3,4,5,10,11,13,14,20,23,29,57,82>
+0.75V ○ → +0.75V <7,8,11,83>
+1.1VS ○ → +1.1VS <57,70,72,73,76,77,83>
+VGA_VCORE ○ → +VGA_VCORE <75,85>
+VCORE ○ → +VCORE <4,5,80>

AC_BAT_SYS ○ → AC_BAT_SYS <45,80,81,82,83,84,85,88,91>
BAT ○ → BAT <88>
BAT_CON ○ → BAT_CON <60,88>



<Variant Name>

ASUS		Title : POWER_SIGNAL	
<OrgName>		Engineer: Anysc	
Size Custom	Project Name F83		Rev 1.0
Date: Thursday, July 16, 2009		Sheet 93 of 94	



VR_VID0-VR_VID6, H_DPRSTP#,
MCH_OK, PM_DPRSLPVR, PM_PSI#,
VCCSENSE, VSSSENSE, STP_CPU#