

COMPAL CONFIDENTIAL

MODEL NAME : ZAM81
PCB NO : LA-A914P
BOM P/N :
GPIO MAP: 3.1

Huston 15" DSC Entry

Broadwell U

2013-08-20

REV : 0.1 (X00)

- @ : Nopop Component
- EMC@ : EMI, ESD and RF Component
- @EMC@ : EMI, ESD and RF Nopop Component
- XDP@ : XDP Component
- CONN@ : Connector Component

MB PCB	
Part Number	Description
DA8006ZB000	PCB 13N LA-A914P REV0 MB DSC NONDOCK 3

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **SCHEMATICS,AA914 ZAM81**

Size	Document Number	Rev
	4019RB	A
Date:	Thursday, November 14, 2013	Sheet 1 of 55

Houston 15 DSC Entry Dock Block Diagram



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC doesn't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and
PM Table

PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->Rear left
	USB3.0 2		JUSB3-->Right
PCIE 1	USB3.0 3		MMI (CARD READER)
PCIE 2	USB3.0 4		JUSB2-->Rear Right
PCIE 3			LOM
PCIE 4			WLAN
PCIE 5			GPU/WIGIG
PCIE 6		SATA 3	WIGI/Express
		SATA 2	mSATA/PCIE
		SATA 1	HDD
		SATA 0	DOCK

BDW ULT	USB PORT#	DESTINATION
	0	JUSB1
	1	JUSB3
	2	WLAN + BT
	3	JUSB2
	4	Touch Screen
	5	CAMERA
	6	USH
	7	WWAN

USH	0	BIO
	1	NA

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		SCHEMATICS,MB AA914	
Size	Document Number	4019RB	Rev A
Date: Thursday, November 14, 2013		Sheet 3	of 55


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DSC SATA port

Service Mode Switch:

Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SPI flash to be updated using FPT.

+3.3V_ALW_PCH




ME_FWP_PCH has internal 20K PD.

FLASH DESCRIPTOR SECURITY OVERRIDE

ME_FWP=LOW → ENABLE ME (DEFAULT) → Pin1 & Pin3 short


=HIGH → DISABLE ME (ME can update) → Pin2 & Pin3 short




INTVRMEN - INTEGRATED SUS 1.05V VRM
ENABLE
High - Enable Internal VRs
Low - Enable External VRs

ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers

CMOS_CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS



HDA for Codec



Reserve for EMI

SATA0	SATA1	PCB	SATA2/PCIE6 L1	SATA3/PCIE6 L0
E-Dock	HDD	H12 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H12 Entry	NA	NA
E-Dock	HDD	H14 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG
E-Dock	HDD	H14 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H14D_En	NA	M2 3030 WIGIG
NA	HDD	H14U_En	NA	NA
E-Dock	HDD	H15 DSC	M2 3042 SATA-Cache(no HCA)	M2 3030 WIGIG
E-Dock	HDD	H15 UMA	M2 3042 2nd PCIe Lane for PCIe Cache	M2 3042 (HCA & SATA-Cache)
NA	HDD	H15D_En	NA	M2 3030 WIGIG
NA	HDD	H15U_En	NA	Express card

contact to WWAN

SATA2/PCIE6_L1 contact to WWAN
SATA3/PCIE6 L0 contact to WLAN

contact to WWAN





contact to WLAN

SATA2/PCIE6_L1 contact to WWAN
SATA3/PCIE6 L0 contact to WLAN

contact to WWAN

contact to WLAN


contact to Express card



SATA HDD

for WIGIG (WLAN)

SATA Impedance Compensation




CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title	SCHEMATICS,MB AA914		
Size	Document Number	4019RB	Rev A
Date	Thursday, November 14, 2013	Sheet 6 of 55	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



SOFTWARE TAA



PCIECLK for DSC





MMI ---->

10/100/1G LAN ---->

WLAN (NGFF1) ---->

GPU ---->




WGIG (NGFF1) ---->




Support SPI TPM	
LPC_0	LPC_1
SI0	DOCK
MEC	DEBUG


PCB	PCIE1	PCIE2	PCIE3	PCIE4	PCIE5	PCIE6
H12 UMA	SD card	NA	LOM	WIGIG	WIGIG	M2 3042 (HCA & SATA-Cache)
H12 Entry	SD card	NA	LOM	WLAN	WIGIG	NA
H14 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H14 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H14D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H14U_En	SD card	NA	LOM	WLAN	WIGIG	NA
H15 DSC	SD card	NA	LOM	WLAN	GPU	WIGIG
H15 UMA	SD card	NA	LOM	WLAN	WIGIG	M2 3042 (HCA & SATA-Cache)
H15D_En	SD card	NA	LOM	WLAN	GPU	WIGIG
H15U_En	SD card	NA	LOM	WLAN	WIGIG	Express card

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Package Daisy Chain:

- 1.B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
- 2.A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
- 3.AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
- 4.AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.











DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	SCHEMATICS,MB AA914		
Size	Document Number	4019RB	Rev A
Date:	Thursday, November 14, 2013	Sheet 14 of 55	

ESD Request











DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	SCHEMATICS,MB AA914
-------	----------------------------

Size	Document Number		R
	4019RB		
Date:	Thursdav. November 14, 2013	Sheet 15 of 55	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







Voltage Rail	Voltage (V)	S0 Iccmax Current (A) ³	Sx Iccmax Current (A) ³	Deep Sx Iccmax (A) ³	G3
VCC1_05 (Internal Suspend VR mode using INTVRMEN)	1.05	1.741	0	0	0
VCC1_05 (External Suspend VR mode using INTVRMEN)	1.05	1.632	0	0	0
VCCAPLL	1.05	0.057	0	0	0
VCCSATA3PLL	1.05	0.042	0	0	0
VCCUSB3PLL	1.05	0.041	0	0	0
VCCACKPLL	1.05	0.031	0	0	0
VCCCLK	1.05	0.200	0	0	0
VCCHSIO	1.05	1.838	0	0	0
VCCTS1_5	1.5	0.003	0	0	0
VCC3_3	3.3	0.041	0	0	0
VCCSDIO	3.3	0.017	0	0	0
VCCASW	1.05	0.458	0	0	0
VCCSPI	3.3	0.018	0	0	0
VCHDA	3.3	0.011	<1 mA	0	0
VCCSUS3_3 (Internal Suspend VR mode using INTVRMEN)	3.3	0.063	0.024	0	0
VCCSUS3_3 (External Suspend VR mode using INTVRMEN)	3.3	0.062	0.005	0	0
DcpSus1*	1.05	0.109	0.014	0	0
DcpSus2*	1.05	0.025	0.001	0	0
DcpSus3*	1.05	0.010	0.003	0	0
DcpSus4*	1.05	0.001	0.001	0	0
VCCDSW3_3	3.3	0.114	0.004	0.002	0
VCCRTC	3.3	<1 mA	<1 mA	<1 mA	6 μ A See notes 1, 2

Reminder below power rail need isolation for layout refer attach file for more detail that from Intel review feedback.

Power Rail Isolation

Voltage Supply	Interface (power rail isolation required)	PCH Pins sharing power rail
V1.05s	CORE	J11, H11, H15, AEB, AF22
	OP1	AA21, W21
	HSD0	K9, L10, M8, P9, B18, B11, M9
	US02	AG16, AG17
	CLKPLL	A20
	CLK(A)	R21, T21
	CLK(B)	T08, K19
	CLK(C)	T27
V3.3s	SPD0	AC9, AA9, AE30, AE21
	RTC	AE14
	HDA	AA14
V3.3s	SPD0	VR, W9
	SD00	U8, T9
	Thermal Sensor	K14, K16

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title			
SCHEMATICS,MB AA914			
Size	Document Number		Rev
	4019RB		A
Date:	Thursday, November 14, 2013	Sheet 17 of 55	


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<> DDR_A_DQS#[0..7] <<>>
 <> DDR_A_DQ[0..63] <<>>
 <> DDR_A_DQS#[0..7] <<>>
 <> DDR_A_MA[0..15] <<>>


Layout Note:
Place near JDIMM1







Layout Note:
Place near
JDIMM1.203,204



Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



H=4mm
Reverse Type



SP07000P700 LINK DONE







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

File	SCHEMATICS.MB AA914
Size	Document Number
Rev	4019RB
Date	Thursday, November 14, 2013
Sheet	18 of 56








SATA Repeater



PERICOM PI3EQX6741ST:
Pin6/16, NC
Pin8/9, Pre-emphasis

TI SN75LVCP601RTJR
Pin6/16, de-emphasis width setup
Pin8/9, de-emphasis



SP010016L00 LINK DONE

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title	
SCHEMATICS,MB AA914	
Size	Document Number
4019RB	
Date	Thursday, November 14, 2013
Sheet	20 of 56



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

SP02000W00 LINK DONE


1W x 1ch, 4ohm (Transducer spec is 80hm/0.5Watt per unit, there are two transducer units in one speaker box.)

Internal Speakers Header


40 mils trace keep 20 mil spacing



Place closely to Pin 13.





Digital Mic




BCLK: Audio serial data bus bit clock input/output
LRCK: Audio serial data bus word clock input/output

AUD_NB_MUTE#

+3.3V_RUN_AUDIO



Realtek feedback
Prevent the Noise from Combo Jack
while system entry into S3 / S4 / S5



RING2

AUD_HP_OUT_L

AUD_HP_OUT_R

AUD_HP_NB_SENSE

AUD_HP_OUT_L1

AUD_HP_OUT_R1

AUD_HP_OUT_L2

AUD_HP_OUT_R2

AUD_HP_OUT_L3

AUD_HP_OUT_R3

AUD_HP_OUT_L4

AUD_HP_OUT_R4

AUD_HP_OUT_L5

AUD_HP_OUT_R5

EMI De-pop

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
File	SCHEMATICS.MB AA914
Size	Document Number
Date	Thursday, November 14, 2013
Sheet	21
of	36

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title		SCHEMATICS,MB AA914	
Size	Document Number		Rev
	4019RB		A
Date:	Thursday, November 14, 2013	Sheet	22 of 55





12" use 8339
 14"/15" use 8338 at DOCK config
 14"/15" use 12412 at Entry config

PCB	DP SWITCH
H12 UMA	PS8339+DP12412
H12 Entry	PS8339
H14 DSC	PS8338
H14 UMA	PS8338
H14D_En	DP12412
H14U_En	DP12412
H15 DSC	PS8338
H15 UMA	PS8338
H15D_En	DP12412
H15U_En	DP12412




PS8338B_P0
 PS8338B_PC10
 PS8338B_PC11
 PS8338B_PC20
 PS8338B_PC21
 PS8338B_PC2

Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O
 For Control Switching Mode (CFG0 = L):
 SW = L: Port1 is selected (default)
 SW = H: Port2 is selected
 For Automatic Switching Mode (CFG0 = H):
 SW = L: Port1 has higher priority when both ports are plugged (default)
 SW = H: Port2 has higher priority when both ports are plugged



for support TMDS signal need contact SCL/SDA to P22.23

WIGIG has high priority when both ports plugged






DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		SCHEMATICS,MB AA914	
Size	Document Number	4019RB	
Date	Thursday, November 14, 2013	Sheet	25 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



USH CONN



SP01001SF00 LINK DONE


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title				SCHEMATICS,MB AA914			
Size	Document Number					Rev	
	4019RB					A	
Date	Thursday, November 14, 2013			Sheet	27	of	55





SP070011I00 LINK DONE

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.



File		SCHEMATICS,MB AA914	
Size	Document Number	4019RB	Rev A
Date	Thursday, November 14, 2013	Sheet	29 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

NGFF slot A Key A



LED control circuit








Title **SCHEMATICS MB AA014**







4019RB

Date: Thursday, November 14, 2013 Sheet: 30 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PCB	USB2 0	USB2 3
H12 UMA	USB3102	NX3DV221
H12 Entry	NA	NA
H14 DSC	USB3102	NX3DV221
H14 UMA	USB3102	NX3DV221
H14D_En	NA	NA
H14U_En	NA	NA
H15 DSC	USB3102	NX3DV221
H15 UMA	USB3102	NX3DV221
H15D_En	NA	NA
H15U_En	NA	NA









DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



File	SCHEMATICS,MB AA914		
Size	Document Number	4019RB	Rev A
Date	Thursday, November 14, 2013	Sheet	31 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Date: Thursday, November 14, 2013 Sheet 32 of 55

Doesn't support.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
SCHEMATICS,MB AA914		
Size	Document Number	Rev
	4019RB	A
Date:	Thursday, November 14, 2013	Sheet 33 of 55







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		
SCHEMATICS,MB AA914		
Size	Document Number	Rev
	4019RB	A
Date:	Thursday, November 14, 2013	Sheet 34 of 55



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



REV	CE40	REV
240K	4700p	X00
130K	4700p	X01
33K	4700p	X02
1K	4700p	A00

BOARD ID rise time is measured from 5%-68%

Setting for Thermal Design

Thermal diode mapping

5085 Channel	Location
DP1/DN1	CPU
DP2/DN2	DIMM
DN2a/DP2a	WIGIG
DP4/DN4	V.R

Place under CPU
Place CE35 close to the QE3 as possible


DP2/DN2 for SODIMM on QE5, place QE5 close to SODIMM and CE37 close to QE5
DN2a/DP2a for WIGig on QE7, place QE7 close to WIGig and CE46 close to QE7

DP4/DN4 for Skin on QE6, place QE6 close to Vcore VR choke.


Rest=1.58K, Tp=96 degree

Channel 1
Thermal Monitoring Interface Strap Option
HIGH
Thermistor Readings
LOW


Touch Pad



Keyboard



RSMRST circuit



@eDP Cable

Part Number	Description
DC82C087A00	H-CONN SET 13M MB-EDP

@eDP Cable w camera

Part Number	Description
DC82C087900	H-CONN SET 13M MB-EDP-CAMERA

@eDP TS Cable w camera

Part Number	Description
DC82C087800	H-CONN SET 13M MB-EDP-CAMERA-TS

@SATA Cable-Spindle HDD

Part Number	Description
DC82C087800	H-CONN SET 13M MB-SPINDLE HDD

@SATA Cable-mSATA

Part Number	Description
DC82C087700	H-CONN SET 13M MB-MSATA HDD

@DC-IN Cable

Part Number	Description
DC38100MF00	CONN SET 0VN DCJACK-MB 2DW1003-038110F

@RTC BATT

Part Number	Description
DC38100MF00	CONN SET 0VN DCJACK-MB 2DW1003-038110F

@FAN

Part Number	Description
DC28A000000	FAN SET DAQ20 DC5V AB7405HB-HB3 ADDA

@KBTP FFC

Part Number	Description
NBX0001JH00	FFC 16P G P0.5 PAD=0.3 66.5MM MB-TP 13M

@Audio Board FFC

Part Number	Description
NBX0001JP00	FFC 12P F P.5 PAD=0.35 26.85MM MB-AUDIO/B

@USH Board FFC

Part Number	Description
NBX0001JF00	FFC 26P G P0.5 PAD=0.3 58MM MB-USH/B 13M

@LED Board FFC

Part Number	Description
NBX0001JM00	FFC 18P G P.5 PAD.3 192.5MM MB-LED/B 13M

@PWR Board FFC

Part Number	Description
NBX0001JL00	FFC 6P G P0.5 PAD=0.3 31MM MB-PWR/B 13M

@FP FFC-Validity

Part Number	Description
NBX0001JN00	FFC 8P F P0.5 PAD=0.3 170MM USH/B-FP VALIDITY

@FP FFC-TCS

Part Number	Description
NBX0001JO00	FFC 8P F P0.5 PAD=0.3 164.8MM USH/B-FP-TCS

@Speak

Part Number	Description
PK230003Q0L	SPK PACK ZJX 2.0W 4 OHM FG


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.	
Title	SCHEMATICS, MB AA914
Size	Document Number
Date	Thursday, November 14, 2013
Sheet	37 of 55
Rev	A

+1.05V_MODPHY




if support MODPHY off keep DSC solution
MODPHY timing spec 0.7V/us and <65us


Figure 5-6. Sequencing Requirements between HSIOPC and LPT-LP 1.05V rails and COMP/IREF signals




+1.05V_RUN source



+3.3V_WLAN/+3.3V_SUS source



+3.3V_RUN/+5V_RUN source



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

SCHEMATICS,MB AA914			
Size	Document Number	4019RB	Rev A
Date:	Thursday, November 14, 2013	Sheet 38	of 55


HDD LED solution for White LED





Battery LED




WLAN LED solution for White LED




Breath LED



POWER board CONN





LED board CONN



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1

Fiducial Mark




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File		SCHEMATICS.MB AA914	
Size	Document Number	4019RB	
Date	Thursday, November 14, 2013	Sheet	39 of 55

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Date: Thursday, November 14, 2013 Sheet 40 of 56


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

SMIUS_ALT_ADDR	Description
0	0x9E(Default)
1	0x9C(Multi-GPU usage)

VGA_DEV1	Description
0	Non-Primary 3D Acceleration Device(Class 03)
1	Primary Display or VGA Device(Class 03)

Resistor Value	Pull-up to V_{DD3}	Pull-down to GND
----------------	----------------------	------------------



4. 99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24. 9K	1100	0100
30. 1K	1101	0101
34. 8K	1110	0110
45. 3K	1111	0111



Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0	Note
ROM_SCLK	SOR3_EXPOSED->0	SOR2_EXPOSED->0	SOR1_EXPOSED->0	SOR0_EXPOSED->0	ROM_SCLK pull-down 4.99k to GND
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]	ROM_SI pull-down 20k to GND
ROM_SO	DEVID_SEL->0(default)	PCIE_CFG->0(default)	SMB_ALT_ADDR->0(default)	VGA_DEVICE->0	ROM_SO pull-down 4.99k to GND
STRAP0	Keep pull up to 3V3_AON and pull-down to GND footprint and stuff 50k ohm pull up				STRAP0 pull up 50k to +3.3V_GFX_AON
STRAP1 STRAP2 STRAP3 STRAP4	Reserve				

DEVID_SEL/PCIE_CFG default set 0, need refer Platform Update Notification for the latest configuration

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



VENDER	STRAP	Part Number	Note(ROM_Sl)
Hynix	0x3	H5TC4G83AFR-11C	20k PD
Micron	0x4	MT41J256M16HA-093GE	24.9k PD need change
Samsung	0x5	K4W4G1646D-HC1A	30.1k PD


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB AA914


4019RB

Date: Thursday, November 14, 2013 Sheet 41 of 56



DDR3 CPU side FBVDDQ/FBVDDQ2 Combined Decoupling Capacitor Type Population		
0.1uF 0402	2	
1.0uF 0603	2	
4.7uF 0603	2	
10uF 0805	1	
22uF 0805	1	

Power Supply Rail	N5S-GM	N5S-GI
	(V)	(A)
GPU Core	-	26
GPU FBIO	1.5/1.35	TBD
PEX_I_OVDDQ	1.05	0.765
PEX_PLLVDD	1.05	0.130
FBA_PLL_AVDD	1.05	0.062
FBA_DLL_AVDD	1.05	0.032
PLL_VDD	1.05	0.058
SP_PLLVDD	1.05	0.030
1.05V Total	1.05	1.060
VDD3+3V3AON	3.3	0.036
PEX_SVDD3	3.3	0.167
PEX_PLL_HVDD3	3.3	0.022
3.3V Total	3.3	0.225



PEX_PLLVDD Decoupling Capacitor Type Population		
0.1uF 0402	1	
1uF 0603	1	
4.7uF 0805	1	

PEX_SVDD/PEX_PLL_HVDD Decoupling Capacitor Type Population		
0.1uF 0402	1	
4.7uF 0603	2	

3V3_AON Decoupling Capacitor Type Population		
0.1uF 0402	2	
1uF 0603	1	
4.7uF 0603	1	

3V3_AON Decoupling Capacitor Type Population		
0.1uF 0402	1	
1uF 0603	1	
4.7uF 0603	1	


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS, MB AA914		
Size	Document Number	Rev A
Date	Thursday, November 14, 2013	Sheet 42 of 56

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Caps on Power Side
1UX4 4.7UX10 under GPU
4.7UX5 22UX1 47UX2 330UX2 near GPU



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



256x16 DDR3L



DDR3 per Memory FBVLD/Q Decoupling	
FBVLD/Q Combined	
Capacitor Type	Population
0.1uF 0402	2
1.0uF 0603	4
10uF 0805	0

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS.MB AA914

ent Number
4019BB



Date: Thursday, November 14, 2013 Sheet 45 of 56



Memory Partition A - Lower 16 bits

256x16 DDR3L




FBA_D[32..63] <<> FBA_D[32..63]
FBA_WP[4..7] <<> FBA_WP[4..7]
FBA_DQM[4..7] <<> FBA_DQM[4..7]
FBA_RN[4..7] <<> FBA_RN[4..7]



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
File	SCHEMATICS,MB AA914		
Size	Document Number	4019RB	Rev A
Date:	Thursday, November 14, 2013	Sheet	46 of 56




DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.			
	Title			
	SCHEMATICS,MB AA914			
	Size	Document Number		Rev
		4019RB		A
	Date:	Thursday, November 14, 2013	Sheet	47 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

0.675 Volt
TDC 0.7 A
Peak Current 1.0 A
OCP Current 1.2 A



1.35_MEN
TDC: 9.45 A
Peak Current: 13.5 A
OCP Current: 16.2 A
Cap ESR(@20°C): 17 mohm
Choke DCR(@20°C): 3.5 mohm

	TYP	MAX
H/S Rds(on)	6.7 mohm	8.5 mohm
L/S Rds(on)	2.4 mohm	3.2 mohm

Mode	S3	S5	+1.35V_MEN	+V_DDR_REF	+0.675V_P
S5	L	L	off	off	off
S3	L	H	on	on	off(Hi-Z)
S0	H	H	on	on	on

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title

SCHEMATICS,MB AA914

Size

Document Number

4019RB

Date

Thursday, November 14, 2013

Sheet

49

of


55

Rev

A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+1.05V_MEN
TDC: 6.5 A
Peak Current: 9.1 A
OCP Current: 11.0 A
Choke DCR(@20°C): 14.0 mohm




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	SCHEMATICS,MB AA914		
Size	Document Number	4019RB	Rev A
Date:	Thursday, November 14, 2013	Sheet 50	of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN IS TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN AUTHORIZATION OF COMPAL ELECTRONICS, INC.

+1.5V_RUN
TDC: 0.47 A
Peak Current: 0.67 A



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	SCHEMATICS,MB AA914
-------	----------------------------

Size	Document Number
	4019RE

Date: Thursday, November 14, 2013 Sheet 51 of 55



CPU 15W
 TDC 10 A
 Peak Current 32 A
 OCP Current 38.4 A
 DC Load line -2.0 mV/A
 Choke DCR: 0.66m +-7% ohm
 Icc_Dyn_VID1 27 A
 PH500 B value: 4250k 1%
 PH501 B value: 3370k 1%

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB AA914

Size Document Number
4019RB

Rev A

Date: Thursday, November 14, 2013 Sheet 52 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Vboot=Vvref*Rref2/(Rref1+Rref2+Rboot)
 Rt=Rrefadj // (Rboot+Rref2)
 $V_{min} = V_{vref} * [R_{ref2} / (R_{ref2} + R_{boot})] * [R_t / (R_{ref1} + R_t)]$
 $V_{max} = V_{vref} * R_{ref2} / [(R_{ref1} // R_{refadj}) + R_{boot} + R_{ref2}]$
 $V_{out} = V_{min} + N * V_{step}$
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	0.6V	0.6V	0.65V
Vmax	1.2V	1.2V	1.15V
Vboot	0.875V	0.9V	0.9V
Voltage step	6.25mV	6.25mV	25mV
N of Voltage level	96	96	20
Rrefadj	PR9	39K	20K
Rref1	PR5	39K	20K
Rboot	PR8	1.5K	2K
	PR10	30K	28K
Rref2=PR10+PR12	PR12	1.5K	0
C	PC8	1.5nf	2.7nf

Module model information:
 RT8813A_V1A for IC module
 RT8813A_V1B for SW module

Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} + 40 \text{ mV}) / 10 \mu\text{A}$
 $I_{ripple} = (19 - 0.9) * 0.9 / (304.89 \text{ Khz} * 0.36 \mu\text{s} * 19) = 7.811 \text{ A}$
 $OCP = 54 \text{ A} / 2 = 27 \text{ A}$ per phase
 $I_{valley} = 27 \text{ A} * 7.811 \text{ A} / 2 = 23.1 \text{ A}$

H-side MOS:TPCA8065
 $R_{ds(on)} = 11.7 \text{ mohm} @ V_{gs} = 10 \text{ V}$
 $9.4 \text{ mohm} @ V_{gs} = 4.5 \text{ V}$
 $I_d = 16 \text{ A} @ T_a = 25 \text{ degC}$
 L-side MOS:TPCA8057
 $R_{ds(on)} = 2.0 \text{ mohm} @ V_{gs} = 10 \text{ V}$
 $2.6 - 3.2 \text{ mohm} @ V_{gs} = 4.5 \text{ V}$
 $I_d = 42 \text{ A} @ T_a = 25 \text{ degC}$


Choke: 0.36uH (Size:10*10*4)
 $R_{dc} = 1.1 \text{ mohm} \pm 5\%$
 Heat Rating Current=30A
 Saturation Current=50A

$C = 3 * 330 \mu\text{F} (9 \text{ mohm}) = 990 \mu\text{F}$
 $V_{ripple} = \text{ripple} * ESR(\text{min}) = 7.811 \text{ A} * 3 \text{ mohm} = 23.4 \text{ mV}$


Different VGA Chip (different EDP-Mux) need select different solution

VGA Chip	N14P-GV	N14P-GV2	N14M-GS	N14M-LP	N14P-LP	N14P-GE	N14P-GS	N14P-GT
OpenVReg Configurations	Config B	Config B	Config B	Config B	Config B	Config B	Config B	Config B
Rated TDP Power at Tj=102C	18W	25W	18W	13W	18.9W	25W	25.6W	35.5W
Boosted GPU Total at Tj=102C	25W	32W	25W	20W	23W	N/A	30W	40W
EDP-Continuous at Tj=102C	24A	32A	26A	22A	25A	27A	38A	45A
EDP-Peak at Tj=102C	35A	55A	45A	35A	35A	40A	60A	75A
Istep max (Evaluation)	15A	27A	25A	20A	14A	12A	31.5A	35A
OCP Setting Current	42A	66A	54A	42A	42A	48A	72A	90A
Rocset	8.96K	12.45K	10.7K	8.96K	8.96K	9.83K	8.3K	9.39K
Recommendation	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H1L	2phase 1H2L	2phase 1H2L
Polymer Cap (330uF)	6mohm * 2	9mohm * 3	9mohm * 3	6mohm * 2	6mohm * 2	6mohm * 2	6mohm * 3 (L=0.22uH)	4.5mohm * 3 (L=0.15uH)
Or OSCON (390uF)	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	10mohm * 3	NULL	NULL

PWM VID and Output voltage control
 1.Boot mode
 2.Standby mode (don't support)
 3.Normal mode



Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V



- VSNS Soft-Start time (Internal) is 0.7ms (PC616 un-pop)
 $T_{ss} = (C_{ss} * V_{refin}) / I_{ss} + 2.3 \text{ ms}$
 $= 0.01 \mu\text{F} * 0.9 \text{ V} / 5 \mu\text{A} + 2.3 \text{ ms} = 4.1 \text{ ms}$ (PC616 pop)
- Switching frequency setting:
 $F_{sw} = (V_{in} - 0.5) / (2 * V_{in} * R_{ton} * 3.2 \text{ p}) = 304.89 \text{ Khz}$
- Thermal monitoring:
 $(V_{GPU_VREF} - V_{TSNS}) / PR620 = V_{TSNS} / R_{th}$

	T_min	T_typical	T_max
PR620=18.7K	96.73C	100C	103.1C
PR620=13K	106.38C	110C	113.4C

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



SCHEMATICS, MB AA914

4019RB


Thursday, November 14, 2013 Sheet 53 of 55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+VCC_CORE



nVidia GB2B-64 package
Under GPU
4.7uF 0603 * 10
1uF 0402 * 4



nVidia GB2B-64 package
Near GPU
47uF 0805 *1
22uF 0805 *1
4.7uF 0805 *5

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title
SCHEMATICS,MB AA914

Size Document Number

4019RB

Date: Thursday, November 14, 2013

Sheet 55 of 55

Rev
A

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.