

COMPAL CONFIDENTIAL

MODEL NAME : *EDL70/71*
COMPAL P/N :
PCB NO :
Revision : *1B*

EDL70/71 Schematics Document


uFCBGA/uFCPGA Mobile Dothan
Intel Alviso + ICH6M


2005 - 02 - 25

REV : 1B

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
Title		Cover Sheet	
Size	Document Number		Rev
	EDL71 LA2351		1B
Date:	Wednesday, March 02, 2005		Sheet 1 of 59





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

	Compal Electronics, Inc.				
	Title Power Rail				
	Size	Document Number EDL71 LA-2351			Rev 1B
	Date: Wednesday, March 02, 2005	Sheet 3	of 59		

Voltage Rails

Power Plane	Description	S0-S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+PCIE_1.2VS	+PCIE_1.2VS power rail for VGA PCIExpress	ON	OFF	OFF
+0.9VS	0.9VS for DDR2 Termination	ON	OFF	OFF
+VGA_CORE	VGA Core Power	ON	OFF	OFF
+1.5VS	MCH & ICH Core Power	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5VS switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
VGA			PIRQA
1394	AD16	0	PIRQE
LAN	AD17	3	PIRQF
CardBus	AD20	2	PIRQA,B
Mini-PCI	AD18	1	PIRQG/PIRQH
Mini-PCI II for TV Turner	AD19	4	PIRQH/PIRQG

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b	G781	1001 100X b
EEPROM(24C16/02)	1010 000X b		
G781-1	1001 101X b		

ICH6 SM Bus address

Device	Address
Clock Generator (IC5954206)	1101 001Xb
DDR II DIMM0	1010 000Xb
DDR II DIMM1	1010 001Xb

Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	0.6
6	1.0
* 7	1.B

SKU ID Table

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

SKU ID	EDL71 SKU
* 0	EDL71 10/100 LAN WO/TV TUNER
1	EDL71 GIGA LAN W/TV TURNER
2	EDL71 10/100LAN W/TV TUNER
3	EDL71 GIGA WO/TV TUNER
4	EDL71 10/100 LAN WO/TV TUNER
5	EDL71 10/100LAN W/TV TUNER
6	EDL71 GIGA WO/TV TUNER
7	EDL71 GIGA LAN W/TV TURNER

NOTE1:

SWDJ@ : SWDJ
NOSWDJ@ : W/O SWDJ

TV@ : TV Tunner

@XX : Depop component

100@ : 10/100M LAN

1@XX : Pop for Integrated Graphic

GIGA@ : 10/100M/1000M LAN

2@XX : Pop for External Graphic

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.

Title

Notes List

Size

Document Number

EDL71 LA-2351

Rev

1B

Date


Wednesday, March 02, 2005



Sheet

4

of

59






Dothan
POWER, GROUND, RESERVED SIGNALS AND NC

Dothan
POWER, GROUND





Compal Electronics, Inc.			
Title		Dothan Processor in mFCPGA479	
Size	Document Number	Rev	
	EDL71 LA-2351	18	
Date:	Wednesday, March 02, 2005	Sheet	6 of 59

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Near VCORE regulator.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

	Compal Electronics, Inc.				
	Title				
	CPU Bypass				
	Size	Document Number			Rev
		EDL71 LA-2351			1B
Date:	Wednesday, March 02, 2005		Sheet	7	of 59

Fan Control circuit





Thermal Sensor G781



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
FAN & Thermal Sensor			
Size	Document Number	Rev	
		1B	
Date:	Wednesday, March 02, 2005	Sheet	8 of 59
EDL71 LA-2351			






DDR MEMORY SYSTEM A

ALVISO_BG1257

This Symbol as same as Intel CRB schematic, So Layout Guide will show these signals routed differentially.



DDR MEMORY SYSTEM B

ALVISO_BG1257





VSS




VSS

NCTF

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
Title		Alviso(5 of 5)	
Size	Document Number		Rev 1B
Date: Wednesday, March 02, 2005		Sheet 13 of 59	







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		
Title DDR1-SODIMM SLOT2		
Size	Document Number EDL71 LA-2351	Rev 1B
Date	Wednesday, March 02, 2005	
Sheet	15	of 59

Layout note :
Distribute as close as possible to DDR-SODIMM.




Layout note :
Place one cap close to every 2 pull up resistors termination to +1.25V



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.			
Title			
DDR Decoupling			
Size	Document Number		Rev
	EDL71 LA-2351		1B
Date:	Wednesday, March 02, 2005	Sheet	16 of 59



FSC	FSB	FSA	CPU	SRC	PCI
CLKSEL0	CLKSEL1	CLKSEL2	MHZ	MHZ	MHZ
0	0	0	266	100	33.3
0	0	1	133	100	33.3
0	1	0	200	100	33.3
0	1	1	166	100	33.3
1	0	0	333	100	33.3
1	0	1	100	100	33.3
1	1	0	400	100	33.3
1	1	1	RESERVED		

Table :

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

Clock Generator

EDL71 LA-2351

Date: Wednesday, March 02, 2005

Sheet 17 of 59


Rev 1B

FLASH ROM
(if no problem can be remove)

T25 PAD SIN
T26 PAD SCS# 19
T27 PAD SCLK
T28 PAD SOUT

U60 UNMOUNT : VBIOS MUST COMBINE WITH SYSTEM BIOS

PEG_RXP0	AG30	PCIE_RX0P
PEG_RXN0	AG30	PCIE_RX0N
PEG_RXP1	AG29	PCIE_RX1P
PEG_RXN1	AG29	PCIE_RX1N
PEG_RXP2	AE29	PCIE_RX2P
PEG_RXN2	AE29	PCIE_RX2N
PEG_RXP3	AD30	PCIE_RX3P
PEG_RXN3	AD30	PCIE_RX3N
PEG_RXP4	AC29	PCIE_RX4P
PEG_RXN4	AC29	PCIE_RX4N
PEG_RXP5	AB30	PCIE_RX5P
PEG_RXN5	AB30	PCIE_RX5N
PEG_RXP6	AA29	PCIE_RX6P
PEG_RXN6	AA29	PCIE_RX6N
PEG_RXP7	W29	PCIE_RX7P
PEG_RXN7	W30	PCIE_RX7N
PEG_RXP8	V30	PCIE_RX8P
PEG_RXN8	V29	PCIE_RX8N
PEG_RXP9	U29	PCIE_RX9P
PEG_RXN9	T30	PCIE_RX9N
PEG_RXP10	T30	PCIE_RX10P
PEG_RXN10	R30	PCIE_RX10N
PEG_RXP11	R29	PCIE_RX11P
PEG_RXN11	P29	PCIE_RX11N
PEG_RXP12	N29	PCIE_RX12P
PEG_RXN12	N30	PCIE_RX12N
PEG_RXP13	M30	PCIE_RX13P
PEG_RXN13	M29	PCIE_RX13N
PEG_RXP14	L29	PCIE_RX14P
PEG_RXN14	K29	PCIE_RX14N
PEG_RXP15	K30	PCIE_RX15P
PEG_RXN15	J30	PCIE_RX15N
PEG_TXP0	AE26	PCIE_TX0P
PEG_TXN0	AE26	PCIE_TX0N
PEG_TXP1	AC25	PCIE_TX1P
PEG_TXN1	AB25	PCIE_TX1N
PEG_TXP2	AC27	PCIE_TX2P
PEG_TXN2	AB27	PCIE_TX2N
PEG_TXP3	AC26	PCIE_TX3P
PEG_TXN3	AB26	PCIE_TX3N
PEG_TXP4	Y25	PCIE_TX4P
PEG_TXN4	W25	PCIE_TX4N
PEG_TXP5	Y27	PCIE_TX5P
PEG_TXN5	W27	PCIE_TX5N
PEG_TXP6	Y26	PCIE_TX6P
PEG_TXN6	W26	PCIE_TX6N
PEG_TXP7	U25	PCIE_TX7P
PEG_TXN7	T25	PCIE_TX7N
PEG_TXP8	U27	PCIE_TX8P
PEG_TXN8	T27	PCIE_TX8N
PEG_TXP9	U26	PCIE_TX9P
PEG_TXN9	T26	PCIE_TX9N
PEG_TXP10	P25	PCIE_TX10P
PEG_TXN10	N25	PCIE_TX10N
PEG_TXP11	P27	PCIE_TX11P
PEG_TXN11	N27	PCIE_TX11N
PEG_TXP12	P26	PCIE_TX12P
PEG_TXN12	N26	PCIE_TX12N
PEG_TXP13	L25	PCIE_TX13P
PEG_TXN13	K25	PCIE_TX13N
PEG_TXP14	L27	PCIE_TX14P
PEG_TXN14	K27	PCIE_TX14N
PEG_TXP15	L26	PCIE_TX15P
PEG_TXN15	K26	PCIE_TX15N



MEM Type Selection		
	MEMSEL0	MEMSEL1
64M Samsung	LOW	LOW
64M Hynix	LOW	HI
128M Samsung	HI	LOW
128M Hynix	HI	HI

Note:
Keep toggling signals always from RSET/RSET2 resistor and trace.
Layout wider in resistor to GND.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

ATI M24-P

EDL71 LA-2351

Wednesday, March 02, 2005


Sheet 18 of 59

Rev 18

MDA[63:0] 22
 MAA[13:0] 22
 DQSA[7:0] 22
 DQMA#[7:0] 22

MDB[63:0] 23
 MAB[13:0] 23
 DQSB[7:0] 23
 DQMB#[7:0] 23

NOTE :Elpida Memory Data Groups Swapping Possibilities--
Shaded group belonging to QS1 and QS5 can't be swapped with other groups (MD15:8) & (MD47:40)




MEM IO Voltage Selection

	2.5V * VDDR1	1.8V VDDR1
MEMVMODE0	HI	LOW
MEMVMODE1	LOW	HI


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
		Title	
Size		Document Number	
Date		Wednesday, March 02, 2005	
Sheet		19 of 59	
ATI M24P MEM Interface EDL71 LA-2351		Rev 18	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			
Compal Electronics, Inc.			
Title			
ATI M24P I/O PWR(1/2)			
Size	Document Number		Rev
	EDL71 LA-2351		1B
Date	Wednesday, March 02, 2005		Sheet 20 of 59



Note: C261, C336, C268
C281, C320, C274, C295
C328, C301 need to replace by Oxi Cap in B test.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.

ATI M24P I/O PWR(2/2)

EDL71 LA-2351


Title			
ATI M24P I/O PWR(2/2)			
Size	Document Number	Rev 1B	
	EDL71 LA-2351		
Date:	Wednesday, March 02, 2005	Sheet 21 of 59	







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.		
Title		
Channel A External 128/64M DDR		
Size	Document Number	Rev
	EDL71 LA-2351	1B
Date:	Wednesday, March 02, 2005	Sheet 22 of 59




LCD CONN NOTE : place need to ASIC



INVERTER CONN

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
		Title	
Size		Document Number	
Date		Wednesday, March 02, 2005	
Sheet		24 of 59	
Rev		18	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.

TV_OUT and CRT


EDL71 LA-2351

Size	Document Number	Rev
		1B
Date	Wednesday, March 02, 2005	Sheet 25 of 59





STRAPS	PIN	DESCRIPTION	DEFAULT
CAL_BG_BACKUP	GPIO0	PCI-EXPRESS CURRENT CALIBRATION BANDCAP BACKUP USING REFERENCE VOLTAGE FROM BANDGAP	0
PLL_CAL_FORCE_EN	GPIO1	PCI-EXPRESS FORCE PLL CALIBRATION DISABLED	0
PCIE_MODE(1:0)	GPIO(3:2)	PCI-EXPRESS 1:0A MODE	00
CAL_OFF	GPIO4	ENABLE TURN OFF PCI-EXPRESS IMPEDENCE/STRENGTH CALIBRATION	0
BYPASS_PLL	GPIO5	BYPASS PCI-EXPRESS PLL	0
ICOMP	GPIO6	NORMAL PCI-EXPRESS TRANSMITTER CURRENT COMPENSATION	0
DEBUG_ACCESS	GPIO8	DEBUG SIGNALS NOT BROUGHT OUT	0
ROMIDCFG(3:0)	ROMID (4:1)	SERIAL M25P10 ROM	1011


THERMAL SENSOR Theraml Chip for M24P only





DDR SPREAD SPECTRUM















HDD Connector

HDD FOOTPRINT ERROR




CD-ROM Connector








THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


		Compal Electronics, Inc.	
		Title	
Size		Document Number	
Date		Wednesday, March 02, 2005	
Sheet		31 of 59	
Rev		1B	
EDL71 LA-2351			



SD Pullhigh for BIOS default





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.









THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

LAN RTL8110SB(L)



EN_WOL# = Low,
System can wake on LAN
(keep Low when Power On)

VGS(th) = -0.45V
IDmax = 2.3A






Compal Electronics, Inc.


LAN RTL8110SB(L)

EDL71 LA-2351

Size	Document Number	Rev
	EDL71 LA-2351	1B
Date:	Wednesday, March 02, 2005	Sheet 35 of 59


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			
Compal Electronics, Inc.			
Title MINIPCI			
Size	Document Number EDL71 LA-2351		
Date	Wednesday, March 02, 2005	Sheet	37 of 59
			Rev 18




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



MDC Conn.



Express Card Conn.





Near to Express Card slot.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
MDC Express Card Conn.			
Size	Document Number	Rev	
	EDL71 LA-2351	18	
Date:	Wednesday, March 02, 2005	Sheet	39 of 59




USB Over Current



Note:
 USB_AS=USB_BS=Trace width=40mils



USB PORT#	DESTINATION
0	JUSB1 (JP12)
1	Express Card
2	JUSB2 (JP11)
3	Reserve
4	JUSB3 (JP13UP)
5	Reserve
6	JUSB3 (JP13LOW)
7	Reserve



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.


USB 2.0 Port

EDL71 LA-2351





Title	USB 2.0 Port		
Size	Document Number	Rev	1B
Date:	Wednesday, March 02, 2005	Sheet	40 of 59



41 ADB[0..7]  ADB[0..7]
41 KBA[0..19]  KBA[0..19]



1MB Flash ROM










Compal Electronics, Inc.

Title			
BIOS & EC I/O Port			
Size	Document Number	EDL71 LA-2351	
Date:	Wednesday, March 02, 2005	Sheet	42 of 59

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

LID Switch




T/P


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title KBD,ON/OFF,T/P,LED & FIR			
Size	Document Number EDL71 LA-2351		Rev 1
Date: Wednesday, March 02, 2005	Sheet 43	of 59	

Audio Amplifier




Left Speaker Connector Right Speaker Connector




CHANGE CONN


HEADPHONE OUT JACK




MICROPHONE IN JACK




EC Beep




System Beep To AC97' Codec



CardBus Beep








PCI Beep










THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Audio_AMP&JACKs			
Size	Document Number	EDL71 LA-2351	Rev 18
Date:	Wednesday, March 02, 2005	Sheet 45	of 59






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
DC/DC Circuits			
Size	Document Number	Rev	
	EDL71 LA2351	1B	
Date:	Wednesday, March 02, 2005	Sheet	47 of 59

Vin Detector			
	Min.	typ.	Max.
H->L	16.976V	17.257V	17.728V
L->H	17.430V	17.901V	18.384V




PJPB1 battery connector
SMART Battery:
 1.BAT+
 2.ID
 3.B/I
 4.TS
 5.SMD
 6.SMC
 7.GND



8,50,51 MAINPWON
 49 ACON

ACIN			
Precharge detector			
	Min.	typ.	Max.
H->L	14.589V	14.84V	15.243V
L->H	15.562V	15.97V	16.388V


BATT ONLY			
Precharge detector			
	Min.	typ.	Max.
H->L	6.138V	6.214V	6.359V
L->H	7.196V	7.349V	7.505V



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
DCIN & DETECTOR & Precharge			
Size	Document Number	Rev	
B	EDL71 LA-2351	1B	
Date:	Wednesday, March 02, 2005	Sheet	48 of 59

Iadp=0~2.9A (65W)




Compal Electronics, Inc.


Charger

Size B	Document Number	Rev 1B
EDL71 LA-2351		
Date: Wednesday, March 02, 2005	Sheet 49 of 59	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



PH2 under CPU botten side :
 CPU thermal protection at 80 degree C
 Recovery at 44(45) degree C



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		RTC Battery & OTP	
Size	Document Number	Rev	
B	EDL71 LA-2351	1B	
Date:	Wednesday, March 02, 2005	Sheet	50 of 59

+3.3V/+5V/+12V




+3VALWP Choke DCR = 26.5mΩ.
Current limit Threshold Min.=80 mV Mx.=120mV.
OCP Min.= 80mV/1.27K*(1.27K+1.27K)/26.6=6.038A
OCP Max.=120mV/1.27K*(1.27K+1.27K)/26.5=9.056A

+5VALWP Choke DCR = 40mΩ.
Current limit Threshold Min.=80 mV Mx.=120mV.
OCP Min.= 80mV/0.698K*(1.54K+0.698K)/40=6.412A
OCP Max.=120mV/0.698K*(0.698K+1.54K)/40=9.593A

RS2(PR64)=RS1(PR58)*RS3(PR61)/(RS1+RS3)
L/RL(DCR)=RS1*RS3(PR61)/(RS1+RS3)*Cs(PC56)


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title			
3.3V / 5V / 12V			
Size	Document Number	Rev	
B	EDL71 LA-2351	1B	
Date:	Wednesday, March 02, 2005	Sheet	51 of 59



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title			
1.25VSP/2.5VP/1.2VSP			
Size	Document Number	Rev	
B	EDL71 LA-2351	18	
Date:	Wednesday, March 02, 2005	Sheet	52 of 59






SUSP 47,52


47,52



	POWER_SEL	VGA_CORE
VGA_CORE for ATI-M24	H	1.0V
	L	1.2V



18 POWER_SEL



Version change list (P.I.R. List)

Page 3 of 1

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	B.Ver#	Phase
1	Change DDRII to DDRI.	Change DDRII to DDRI.	0.2	54	1.Change PR104 from 1K_0603_1% to 1.8K_0603_1% 2.Change PR106 from 2K_0402_5% to 2.74K_0603_1% 3.Change PR101 from 107K_0402_1% to 93.1K_0603_1%.	0.2	DVT
2	Ripple voltage of +1.2VSP is large	The output voltage is unstable, so increase capacitance to improve it.	0.2	54	1.Change PC70 from 4.7U_1206_25V6K to 22U_1206_10V6M	0.2	DVT
3	Ripple voltage of +VCCPP is large	Ripple voltage is over spec.	0.2	55	Change PC106 from 150U_D2_6.3VM(45m) to 150U_D2_6.3VMV(15m)		
4	+1.5VP is poor supply by using CM3718.	Use MAX1845 to convert +1.5VP	0.2	56	1.Delete PU11 CM3718. 2.Delete PQ26 RHU002N06. 3.Delete PL14 5U_TPRH6D38-5R0M 4.Delete PC113 150U_D_6.3V 5.Delete PC115 4.7U_1206_25V6K. 6.Delete PC111,PC117PC121,PR123,PR125,PR127,PR129,PR130,PR131.	0.2	DVT
5	+1.5VP is poor supply by using CM3718.	Use MAX1845 to convert +1.5VP	0.2	55	1.Delete the PQ22 RHU002N06. 2.Delete PR109 100K_0402_1% 3.Delete the PC91 0.01U_0402_25V7Z 4.Change PR168 from 2K_0402_1% to 5.1K_0402_1%. 5.Change PC103 from 150U_D2_6.3VM(45m) to 150U_D2_6.3VMV(15m) 6.Change PL9 from 1.8UH_D104C-919AS-1R8N to 4.7UH_D104C-919AS-4R7N	0.2	DVT
6	Change +2.5VSP to +1.8VP	Change +2.5VSP to +1.8VP	0.2	56	1.Change PR173 from 10K_0402_1% to 100K_0402_1%. 2..Add PR182 255K_0402_1%.	0.2	DVT
7	For UMA platform can no populate +1.2VSP.	For UMA platform can no populate +1.2VSP.	0.2	54	No populate PC71,PQ17,PR91,PR92,PC72,PR96,PC76,PC70,PR94,PR95,PC75,PQ19,PR97,PQ20,PR100 and PC82.	0.2	DVT
8	For UMA platform can no populate +1.8VSP.	For UMA platform can no populate +1.8VSP.	0.2	55	No populate PU13,PC146,PR171,PR172,PR173,PR182,PC151,PQ35,PL18,PC148,PR170,PR169,PC149 and PC147.	0.2	DVT
9	For charge current accuracy requirement	For charge current accuracy requirement	0.2	50	Change PR43 from 120K_0402_5% to 120K_0402_1%.	0.2	DVT
10	For charge voltage accuracy requirement	For charge voltage accuracy requirement	0.2	50	Change PR46 from 49.9K_0402_1% to 49.9K_0603_0.1%	0.2	DVT
11	Use lower rating capacitors to improve cost down.	Use lower rating capacitors to improve cost down.	0.2	50	1.Change PC42 from 4.7U_1206_25V6K to 4.7U_0805_6.3V6K. 2.Change PC74 from 4.7U_1206_25V6K to 4.7U_0805_6.3V6K. 3.Change PC94 from 4.7U_1206_25V6K to 4.7U_0805_6.3V6K. 4.Change PC148 from 4.7U_1206_25V6K to 4.7U_1206_6.3V6K without populate.	0.2	DVT
12	For pull high to VGATE.	For pull high to VGATE.	0.2	50	Populate PR133 with 10K_0402_1%.	0.2	DVT
13	To avoid inrush current.	To avoid inrush current.	0.2	50	Add PR190 between PD14 pin2 and VS with 10_1206_5%.	0.2	DVT
14	To solve the no load PWM waveform issue.	To solve the no load PWM waveform issue.	0.2	53	Change PC86 from 220U_D2_4VM to 220U_D2_4V_15m.	0.2	DVT
15	To solve the shutdown negtive voltage issue.	To solve the shutdown negtive voltage issue.	0.2	54	Add PQ41(2N7002_SOT23) and PR196(33K_0402_1%) and PR197(11K_0402_1%)	0.2	DVT

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title

PIR

Size

Document Number
EDL71 LA-2351

Rev

0.0

Date:

Wednesday, March 02, 2005

Sheet

56 of 59

E

Version change list (P.I.R. List)

Page 3 of 2

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	B.Ver#	Phase
16	To cost down.	To cost down.	0.2	54	Change Max1845 to Max8743 and remove PD20 and PD21	0.2	DVT
17	To solve Max1902 can locked as adapter plug in and uproot out the electric socket continuous.	To solve Max1902 can locked as adapter plug in and uproot out the electric socket continuous.	0.2	52	Add Precharge circuit.	0.2	DVT
18	Power select action correct	Power select action correct	0.2	55	Add PQ45 and PR199 and PR200 and PC165.	0.2	DVT
19	Increase choke rating of 5VALWP.	Increase choke rating of 5VALWP.	0.3	52	Change PL6 from SH136100020 to SH13690AM00.	0.3	PVT
20	BOM Error of PD2	PD2 shows wrong location PD5 on SAP system, I update it.	0.3	49	Change its location from PD5 to PD2.	0.3	PVT
21	BOM Error of PQ41 and PQ45.	SAP system has quantity but shows no location of PQ41 and PQ45.	0.3	52,55	Update the location of PQ41 and delete PQ45.	0.3	PVT
22	EMI issue.	EMI's request.	0.3	56	Change PR136 and PR159 from SD028000000 to SB028220B00.	0.3	PVT
23	Production EOL.	SB906100109(TP0610T) will go EOL.	0.3	50	Change SB906100109 to SB906100200.	0.3	PVT
24	Time sequence error.	Time sequence is error such that B+ can't build.	0.3	51,52	Change PR52 from SD034470200 to SD028150300. Un-populate PC65. Change PR87 from SD028470200 to SD028000000.	0.3	PVT
25	OTP setting adjust.	Because we change PR52 such that OTP needs to reset.	0.3	50	1 Change PR55 from SD034169200 to SD034205200. 2 Change PR57 from SD014215108 to SD014182102.	0.3	PVT
26	Add other circuit of precharge.	Because we need to populate this circuit such that precharge can enable.	0.3	48	1 Add PD1 SC11N4148T8(S DIO 1N4148(SM)). 2 Add PR10 SD0111501T6(S RES 1/4W 1.5K +-5% 1206). 3 Add PR11 SD0111501T6(S RES 1/4W 1.5K +-5% 1206). 4 Add PR12 SD0111501T6(S RES 1/4W 1.5K +-5% 1206). 5 Add PR13 SD0111501T6(S RES 1/4W 1.5K +-5% 1206).	0.3	PVT
27	Un-populate VGA_CORE_P.	Because EDL71 is Aviso GM plate form, we don't populate PQ45, PR199, PR200, PC165.	0.3	54	Delete PQ45, PR199, PR200, PC165.	0.3	PVT
28	Adjust CP point.	Because we need to change CP point to improve CP mode.	0.4	49	Change PR35 from SD034226200 to SD034249200.	0.3	EVT
29	Add PC146 for EDL70.	We need to add PC146 such that Vin can more clear and stable.	0.4	54	Add PC146 for 1.8VSP of EDL70.	0.3	EVT
30	To cost down.	To cost down.	0.4	54	Change PC147 from SG020151300 to SGA20221120.	0.3	EVT
31	Precharge circuit tolerance adjust.	Because the tolerance should be 1% but the material on BOM is 5% so we update it.	0.4	54	Change PR52 from SD028150300 to SD034150300.	0.4	EVT
32	UUT has Zi Zi noise issue.	Because we have UUT zi zi noise issue, we add two capacitor to solve it.	0.4	54	Add PC126 and PC127 with SF10004M008.	54	EVT
33	Noise on S3 mode.	Because we found noise on ceramic capacitor, we increase capacitance to decrease this noise.	0.4	54	Change PC43 from SE142475K00 to SE142106M00.	54	EVT

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title
PIRSize
Document Number
EDL71 LA-2351Rev
0.0

Date: Wednesday, March 02, 2005 Sheet 57 of 59

Version change list (P.I.R. List)

Page 3 of 3

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	B.Ver#	Phase
1	Make PU8 can into skip mode as S3 mode.	Because the power consumption is too high as S3 mode, we found PU8 doesn't into skip mode, we now improve it.	0.4	52	change PU8 from SGA20221150 to SGA20331D20.	0.4	EVT
	Make 1.2VSP start up waveform more smooth	Because we found the start up waveform which has some delay such that the waveform does'nt smooth. We improve it.	0.5	52	Change PC75 from SE074222K00 to SE075472K00.	0.4	PVT
	Make 1.8VSP start up waveform more smooth	Because we found the start up waveform which has some delay such that the waveform does'nt smooth. We improve it.	0.5	54	Change PC151 from SE026223K00 to SE026103K00.	0.4	PVT
	To improve noise issue when system into S3 mode.	Because we found that noise occurs when system into S3 mode, so we need to improve and derease it.	0.5	51	Change PC43 from SE142106M00 to SE065106K00.	0.4	PVT
	To meet EMI request.	To meet EMI request.	0.5	55	Add PR203 and PR204 with SD0130000T4.	0.4	PVT
	For EDL72, Transfer ISPD BOM Error.	BOM error, update to correct value.	0.6	53	Change PR115 from SD028200000(S RES 1/16W 200 +-5% 0402) to SD028000000(S RES 1/16W 0 +- 5% 0402).	0.5	Pre-MP
	For EDL72, Transfer ISPD BOM Error.	BOM error, update to correct value.	0.6	53	Change PR115 from SD028200000(S RES 1/16W 200 +-5% 0402) to SD028000000(S RES 1/16W 0 +- 5% 0402).	0.5	Pre-MP
2	For EDL72, Transfer ISPD BOM Error.	BOM error, update to correct value.	0.6	55	Change PC126 from SF06804M000(S ELE CAP 68U 25V M B(6.3*6.0) CV-GX) to SE10004M000(S ELE CAP 100U 25V M B(6.3*7.7) CV-GX).	0.5	Pre-MP
	For EDL72, Transfer ISPD BOM Error.	BOM error, update to correct value.	0.6	55	Change PC127 from SF06804M000(S ELE CAP 68U 25V M B(6.3*6.0) CV-GX) to SE10004M000(S ELE CAP 100U 25V M B(6.3*7.7) CV-GX).	0.5	Pre-MP
	For EDL70_72, change AL to AP material.	Change AL material to AP material.	0.6	55	Change PC124 from SE075103K00(S CER CAP 0.01U 25V K X7R) to SE075103Z00(S CER CAP 0.01U 25V K X7R 0402).	0.5	Pre-MP
	For EDL70_72, change AL to AP material.	Change AL material to AP material.	0.6	55	Change PC143 from SE075103K00(S CER CAP 0.01U 25V K X7R) to SE075103Z00(S CER CAP 0.01U 25V K X7R 0402).	0.5	Pre-MP
	For EDL72, change AL to AP material.	Change AL material to AP material.	0.6	52	Change PC66 from SE135105K00(S CER CAP 1U 16V +-10% X5R 0603) to SE135105KT0(S CER CAP 1U 16V K X5R 0603 TAIY0)	0.5	Pre-MP
						0.5	Pre-MP
3							
4							

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title PIR		
Size	Document Number	Rev
	EDL71 LA-2351	0.0
Date:	Wednesday, March 02, 2005	Sheet 58 of 59

Version change list (P.I.R. List)

Page 3 of 3

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	B.Ver#	Phase
1	S4 auto resume	Can't auto resume from S4	0.4	30	Change VCCSUS3_3 from +3V to +3VALW	0.5	PVT
2	C615 short	C615 short to logic low cause can't boot	0.4	35	Change C613 and C615 to SGN01220100	0.5	PVT
3	bo niose when shut down	speaker generate "bo" niose when system shut down	0.4	45	Change R460 to R461	0.5	PVT
4	C904 too close to JP12	C904 too close to JP12 if C904 fail can't repair	0.4	40	JP12 change to DC233104020	0.5	PVT
5	+1.5V rising edge	+1.5V 's rising edge is not smooth	0.4	30	Add R12	0.5	PVT
6	SW DJ can't play with Hitach HDD	Hitachi HDD send IDE_DIOR# in SW DJ S0 mode	0.4	31,46	Add Q97, R1197, R1198	0.5	PVT
7	Modem noise	Modem dial tone have noise	0.4	39	Change R518, R521 from SD0130000T4 to SM010012000	0.5	PVT
8	KB910 damage issue	KB910 INVT_PWM pin damage issue	0.5	41	Add D32,D33	0.6	PVT
9	S4 auto resume	Can't auto resume from S4	0.5	29,30	Change +3V to +3VALW for SMBUS and LINKALERT#, EC_SMI#, SYS_RESET# PM_BATLOW#, GPI11, ICH_PCIE_WAKE# 1.5V LDO	0.6	PVT
10	Bo noise	Bo noise gernerate in SWDJ mode and power up	0.5	45	Del R460 and R461, add D35 and D36	0.6	PVT
11	Backlight issue	backlight timing error	0.5	24	Add D34 and R1118	0.6	PVT
12	Sighting Alert	Alviso SMVREF Sighting Alert (# 68363)	0.5	9	No stuff R100 and R101	0.6	PVT
13	CRT ISSUE	CRT NOISE issue	0.5	12	Change C119 from SE053106Z00 to SE077226M10	0.6	PVT
14	SWDJ issue	SWDJ can't play	0.5	46	Add Q98	0.6	PVT
15	USB OC	Add USB OC delay circuit	0.5	40	Add R1201,R1202,R1203,R1204,R1205, R1206,C1134,C1135,C1136	0.6	PVT
16	SVIDEO ISSUE	SVIDEO out noise issue	0.5	12	Change C92 from SE107475M00 to SE077226M10	0.6	PVT
17	TV TUNNER	No sound in IOMP mode	0.5	38	ADD TV_AUDIO_R and TV_AUDIO_L	0.6	PVT
18	Power sequence	Power sequence	0.5	47	Add C172 for EDL70 power sequence	0.6	PVT
19	LCD Power sequence for EDL70/72	Power off white screen issue	1.0	24	Add 1@ on R1118 and D34	1.1	PVT
20	ESD	Add ESD diode for USB data and EC INVT_PWM pin	1.0	40, 41	Add U70, D38, D39 and D40	1.1	PVT

Compal Electronics, Inc.

Title
PIRSize Document Number
EDL71 LA-2351Rev
0.0

Date: Wednesday, March 02, 2005 Sheet 59 of 59

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.